index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
util
/
crossgcc
/
sum
/
acpica-unix2-20161222.tar.gz.cksum
Age
Commit message (
Expand
)
Author
2018-06-03
buildgcc: Update IASL to 20180531
Iru Cai
2017-03-05
buildgcc: Update GCC, Binutils, GMP, MPFR, GDB, IASL and LLVM
Iru Cai