summaryrefslogtreecommitdiff
path: root/BaseTools/Source/Python/CommonDataClass/Exceptions.py
diff options
context:
space:
mode:
authorHao Wu <hao.a.wu@intel.com>2016-12-08 16:35:49 +0800
committerHao Wu <hao.a.wu@intel.com>2016-12-16 11:48:15 +0800
commit35fd9411d08028f52db17585bd1b46e69d53e178 (patch)
tree94892778234c297c847922167419cde522917829 /BaseTools/Source/Python/CommonDataClass/Exceptions.py
parent37cea63f171260cf5283bbfa63b9be4a14941914 (diff)
downloadedk2-platforms-35fd9411d08028f52db17585bd1b46e69d53e178.tar.xz
UefiCpuPkg/Include: Add Goldmont MSR header file with SDM (Sep.2016)
https://bugzilla.tianocore.org/show_bug.cgi?id=176 Add the MSR header file of Goldmont processor according to Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 3, September 2016, Chapter 35 Model-Specific-Registers (MSR), Section 35.5. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Hao Wu <hao.a.wu@intel.com> Reviewed-by: Jeff Fan <jeff.fan@intel.com> Reviewed-by: Michael Kinney <michael.d.kinney@intel.com>
Diffstat (limited to 'BaseTools/Source/Python/CommonDataClass/Exceptions.py')
0 files changed, 0 insertions, 0 deletions