summaryrefslogtreecommitdiff
path: root/Core/MdePkg/Library/BaseLib/AArch64/CpuBreakpoint.S
diff options
context:
space:
mode:
authorGuo Mang <mang.guo@intel.com>2016-12-22 15:57:14 +0800
committerGuo Mang <mang.guo@intel.com>2016-12-26 19:14:41 +0800
commit1760cf81e4b1847c6823ea3514a78dd120e19b6e (patch)
tree64a874b14050fe24d3bbc1bc13cd293abf8ae018 /Core/MdePkg/Library/BaseLib/AArch64/CpuBreakpoint.S
parent7f05fa00f73038b425002566d3afe6c3ade2ccdb (diff)
downloadedk2-platforms-1760cf81e4b1847c6823ea3514a78dd120e19b6e.tar.xz
MdePkg: Move to new location
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Guo Mang <mang.guo@intel.com>
Diffstat (limited to 'Core/MdePkg/Library/BaseLib/AArch64/CpuBreakpoint.S')
-rw-r--r--Core/MdePkg/Library/BaseLib/AArch64/CpuBreakpoint.S37
1 files changed, 37 insertions, 0 deletions
diff --git a/Core/MdePkg/Library/BaseLib/AArch64/CpuBreakpoint.S b/Core/MdePkg/Library/BaseLib/AArch64/CpuBreakpoint.S
new file mode 100644
index 0000000000..6323cffaa9
--- /dev/null
+++ b/Core/MdePkg/Library/BaseLib/AArch64/CpuBreakpoint.S
@@ -0,0 +1,37 @@
+#------------------------------------------------------------------------------
+#
+# CpuBreakpoint() for AArch64
+#
+# Copyright (c) 2006 - 2009, Intel Corporation. All rights reserved.<BR>
+# Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
+# Portions copyright (c) 2011 - 2013, ARM Ltd. All rights reserved.<BR>
+# This program and the accompanying materials
+# are licensed and made available under the terms and conditions of the BSD License
+# which accompanies this distribution. The full text of the license may be found at
+# http://opensource.org/licenses/bsd-license.php.
+#
+# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
+# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
+#
+#------------------------------------------------------------------------------
+
+.text
+.p2align 2
+GCC_ASM_EXPORT(CpuBreakpoint)
+
+#/**
+# Generates a breakpoint on the CPU.
+#
+# Generates a breakpoint on the CPU. The breakpoint must be implemented such
+# that code can resume normal execution after the breakpoint.
+#
+#**/
+#VOID
+#EFIAPI
+#CpuBreakpoint (
+# VOID
+# );
+#
+ASM_PFX(CpuBreakpoint):
+ svc 0xdbdb // Superviser exception. Takes 16bit arg -> Armv7 had 'swi' here.
+ ret