summaryrefslogtreecommitdiff
path: root/Silicon/Socionext/SynQuacer/Include
diff options
context:
space:
mode:
authorArd Biesheuvel <ard.biesheuvel@linaro.org>2018-01-27 17:40:46 +0000
committerArd Biesheuvel <ard.biesheuvel@linaro.org>2018-01-29 16:06:53 +0000
commit265bb85cdfb8d9f43fa9a112bfb549bb6ad68123 (patch)
treeddd5bbe8ffe5cba5d9c4f31dc9f39bd6508e0fc2 /Silicon/Socionext/SynQuacer/Include
parente26d421e1108a80d772e00b0c27b4a516982fb0e (diff)
downloadedk2-platforms-265bb85cdfb8d9f43fa9a112bfb549bb6ad68123.tar.xz
Silicon/SynQuacer: set CNTFRQ field of MMIO timer frame
Even though the ARM ARM quite clearly states that the CNTFRQ field of each MMIO timer frame should be a read-only alias of the CNTFRQ field of the base frame, the SynQuacer SoC implements it as a register that is programmable separately. So let's program it from the hardware rather than overriding the frequency using a DT property. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
Diffstat (limited to 'Silicon/Socionext/SynQuacer/Include')
-rw-r--r--Silicon/Socionext/SynQuacer/Include/Platform/MemoryMap.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/Silicon/Socionext/SynQuacer/Include/Platform/MemoryMap.h b/Silicon/Socionext/SynQuacer/Include/Platform/MemoryMap.h
index f43adcc860..fff7604774 100644
--- a/Silicon/Socionext/SynQuacer/Include/Platform/MemoryMap.h
+++ b/Silicon/Socionext/SynQuacer/Include/Platform/MemoryMap.h
@@ -69,4 +69,7 @@
#define SYNQUACER_SCB_SMMU_BASE 0x52E00000
#define SYNQUACER_SCB_SMMU_SIZE SIZE_64KB
+#define SYNQUACER_MMIO_TIMER_CTL_BASE 0x2A810000
+#define SYNQUACER_MMIO_TIMER_CNT_BASE0 0x2A830000
+
#endif