summaryrefslogtreecommitdiff
path: root/Silicon/Socionext/SynQuacer/SynQuacer.dec
diff options
context:
space:
mode:
authorArd Biesheuvel <ard.biesheuvel@linaro.org>2017-12-09 09:57:59 +0000
committerArd Biesheuvel <ard.biesheuvel@linaro.org>2017-12-12 18:34:11 +0000
commit7ad2839678e1518b77b326b7c9e5d7502a2a8b25 (patch)
tree734c2fcd4cb8be5c950288d813c97034b8d68d94 /Silicon/Socionext/SynQuacer/SynQuacer.dec
parentb76ac5335459c80dfc78cd3cb16ac064d25d580c (diff)
downloadedk2-platforms-7ad2839678e1518b77b326b7c9e5d7502a2a8b25.tar.xz
Silicon/SynQuacerPciHostBridgeLib: enable RCs based on PCD setting
In order to accommodate the EVB, whose PCIe RC #0 should not be touched by software if no card is inserted, add a PCD that tells the PCIe driver code which RCs should be initialized and exposed to the PCI host bridge driver. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
Diffstat (limited to 'Silicon/Socionext/SynQuacer/SynQuacer.dec')
-rw-r--r--Silicon/Socionext/SynQuacer/SynQuacer.dec4
1 files changed, 4 insertions, 0 deletions
diff --git a/Silicon/Socionext/SynQuacer/SynQuacer.dec b/Silicon/Socionext/SynQuacer/SynQuacer.dec
index 02dd6ac417..2e18cb3334 100644
--- a/Silicon/Socionext/SynQuacer/SynQuacer.dec
+++ b/Silicon/Socionext/SynQuacer/SynQuacer.dec
@@ -38,3 +38,7 @@
gSynQuacerTokenSpaceGuid.PcdClearSettingsGpioPin|0xFF|UINT8|0x00000004
gSynQuacerTokenSpaceGuid.PcdI2cReferenceClock|62500000|UINT32|0x00000005
+
+[PcdsPatchableInModule, PcdsDynamic]
+ # Enable both RC #0 and RC #1 by default
+ gSynQuacerTokenSpaceGuid.PcdPcieEnableMask|0x3|UINT8|0x00000007