summaryrefslogtreecommitdiff
path: root/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
diff options
context:
space:
mode:
authorMichael Kinney <michael.d.kinney@intel.com>2016-12-05 20:39:01 -0800
committerMichael Kinney <michael.d.kinney@intel.com>2016-12-06 23:34:16 -0800
commit854c6b80dc3f1d4a151322b21c5fb6952b159ca9 (patch)
treee8bd30da87830e9f6ac20d048bbf88d15fc5b59e /UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
parenta6b7bc7a87bc7690f7f5fd48cfcd79f14676896e (diff)
downloadedk2-platforms-854c6b80dc3f1d4a151322b21c5fb6952b159ca9.tar.xz
UefiCpuPkg/PiSmmCpuDxeSmm: Remove MTRR field from PSD
https://bugzilla.tianocore.org/show_bug.cgi?id=277 The MTRR field was removed from PROCESS_SMM_DESCRIPTOR structure in commit: https://github.com/tianocore/edk2/commit/26ab5ac3621bdefe96987f8c1512ca79e1bb7ac0 However, the references to the MTRR field in assembly files were not removed. Remove the extern reference to gSmiMtrr and set the Reserved14 field of PROCESS_SMM_DESCRIPTOR to 0. Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Jeff Fan <jeff.fan@intel.com> Cc: Feng Tian <feng.tian@intel.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Michael Kinney <michael.d.kinney@intel.com> Reviewed-by: Jeff Fan <jeff.fan@intel.com>
Diffstat (limited to 'UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S')
-rw-r--r--UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S3
1 files changed, 1 insertions, 2 deletions
diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
index 2e2792db20..338bb70dd8 100644
--- a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
+++ b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
@@ -20,7 +20,6 @@
#------------------------------------------------------------------------------
ASM_GLOBAL ASM_PFX(SmiPFHandler)
-ASM_GLOBAL ASM_PFX(gSmiMtrrs)
ASM_GLOBAL ASM_PFX(gcSmiIdtr)
ASM_GLOBAL ASM_PFX(gcSmiGdtr)
ASM_GLOBAL ASM_PFX(gcPsd)
@@ -113,7 +112,7 @@ ASM_PFX(gcPsd):
.long GDT_SIZE
.long 0
.space 24, 0
- .quad ASM_PFX(gSmiMtrrs)
+ .quad 0
.equ PSD_SIZE, . - ASM_PFX(gcPsd)
#