summaryrefslogtreecommitdiff
path: root/ChvRefCodePkg/ClientRefCodePkgDxe.dsc
blob: 9dae478572b756aadc8c326f4c74d53060c36187 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
## @file
#  Component description file for the Braswell RC DXE drivers.
#
#  Copyright (c) 2012 - 2015, Intel Corporation. All rights reserved.<BR>
#
#  This program and the accompanying materials
#  are licensed and made available under the terms and conditions of the BSD License
#  which accompanies this distribution.  The full text of the license may be found at
#  http://opensource.org/licenses/bsd-license.php.
#
#  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
#  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
##

#
# CPU
#
#  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/CPU/CpuInit/Dxe/MpCpu.inf
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/CPU/PowerManagement/Smm/PowerManagement.inf
#  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/CPU/Dts/Smm/DigitalThermalSensor.inf
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/CPU/AcpiTables/CpuAcpiTables.inf
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/CPU/SampleCode/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf

#
# SouthCluster
#
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/Spi/Smm/PchSpiSmm.inf
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/SmmControl/RuntimeDxe/SmmControl.inf
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/Reset/RuntimeDxe/PchReset.inf

  $(PCH_INIT_ROOT)/Dxe/PchInitDxe.inf {
    <BuildOptions>
    !if $(TARGET) == DEBUG
      *_*_*_CC_FLAGS = -DEFI_DEBUG
    !endif
    !if $(FSP_BOOT_ENABLE) == TRUE
    *_*_IA32_CC_FLAGS      = -U FSP_FLAG
    *_*_X64_CC_FLAGS       = -U FSP_FLAG
    !endif
  }


  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/PchSmiDispatcher/Smm/PchSmiDispatcher.inf

  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/Spi/RuntimeDxe/PchSpiRuntime.inf {
    <LibraryClasses>
      PciLib|$(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/Library/DxeRuntimePciLibPciExpress/DxeRuntimePciLibPciExpress.inf
  }

  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/SDControllerDxe/MmcHostDxe.inf
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/SDMediaDeviceDxe/MmcMediaDeviceDxe.inf
!if $(SATA_ENABLE) == TRUE
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/SouthCluster/SataController/Dxe/SataController.inf
!endif

#
# NorthCluster
#
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/NorthCluster/SmmAccess/Dxe/SmmAccess.inf

  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/NorthCluster/ChvInit/Dxe/ChvInit.inf {
   <BuildOptions>
   !if $(FSP_BOOT_ENABLE) == TRUE
    *_*_IA32_CC_FLAGS      = -U FSP_FLAG
    *_*_X64_CC_FLAGS       = -U FSP_FLAG
   !endif
  }

  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/NorthCluster/ISPDxe/ISPDxe.inf
  $(PLATFORM_RC_PACKAGE)/CherryViewSoc/NorthCluster/SmBiosMemory/Dxe/SmBiosMemory.inf


#
# Txe
#
!if $(SEC_ENABLE) == TRUE


!endif

!if $(FTPM_ENABLE) == TRUE

!endif

#
# eMMC DLL Tuning
#
  $(PLATFORM_RC_PACKAGE)/Platform/PlatformEmmc/Dxe/PlatformEmmcDxe.inf

#
# AcpiTables
#
  $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf