1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
|
/*++
Copyright (c) 2004 - 2010, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
Module Name:
misc.c
Abstract:
--*/
#include "Tiano.h"
#include "pei.h"
#include "cpuio.h"
#include EFI_PPI_CONSUMER (PciCfg)
#include EFI_PPI_CONSUMER (PciCfg2)
#include EFI_PROTOCOL_CONSUMER (PciRootBridgeIo)
//
// Modular variable used by common libiary in PEI phase
//
EFI_GUID mPeiCpuIoPpiGuid = PEI_CPU_IO_PPI_GUID;
#if (PI_SPECIFICATION_VERSION < 0x00010000)
EFI_GUID mPeiPciCfgPpiGuid = PEI_PCI_CFG_PPI_GUID;
PEI_PCI_CFG_PPI *PciCfgPpi = NULL;
#else
EFI_GUID mPeiPciCfgPpiGuid = EFI_PEI_PCI_CFG2_PPI_GUID;
EFI_PEI_PCI_CFG2_PPI *PciCfgPpi = NULL;
#endif
EFI_PEI_SERVICES **mPeiServices = NULL;
PEI_CPU_IO_PPI *CpuIoPpi = NULL;
//
// Modular variable used by common libiary in DXE phase
//
EFI_SYSTEM_TABLE *mST = NULL;
EFI_BOOT_SERVICES *mBS = NULL;
EFI_RUNTIME_SERVICES *mRT = NULL;
EFI_STATUS
EfiInitializeCommonDriverLib (
IN EFI_HANDLE ImageHandle,
IN VOID *SystemTable
)
/*++
Routine Description:
Initialize lib function calling phase: PEI or DXE
Arguments:
ImageHandle - The firmware allocated handle for the EFI image.
SystemTable - A pointer to the EFI System Table.
Returns:
EFI_STATUS always returns EFI_SUCCESS
--*/
{
mPeiServices = NULL;
CpuIoPpi = NULL;
PciCfgPpi = NULL;
if (ImageHandle == NULL) {
//
// The function is called in PEI phase, use PEI interfaces
//
mPeiServices = (EFI_PEI_SERVICES **) SystemTable;
ASSERT (mPeiServices == NULL);
CpuIoPpi = (**mPeiServices).CpuIo;
PciCfgPpi = (**mPeiServices).PciCfg;
} else {
//
// ImageHandle is not NULL. The function is called in DXE phase
//
mST = SystemTable;
ASSERT (mST != NULL);
mBS = mST->BootServices;
mRT = mST->RuntimeServices;
ASSERT (mBS != NULL);
ASSERT (mRT != NULL);
//
// Should be at EFI_D_INFO, but lets us know things are running
//
DEBUG ((EFI_D_INFO, "EfiInitializeCommonDriverLib: Started in DXE\n"));
return EFI_SUCCESS;
}
return EFI_SUCCESS;
}
EFI_STATUS
EfiCommonIoWrite (
IN UINT8 Width,
IN UINTN Address,
IN UINTN Count,
IN OUT VOID *Buffer
)
/*++
Routine Description:
Io write operation.
Arguments:
Width - Width of write operation
Address - Start IO address to write
Count - Write count
Buffer - Buffer to write to the address
Returns:
Status code
--*/
{
EFI_STATUS Status;
EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *RootBridgeIo;
if (mPeiServices != NULL) {
//
// The function is called in PEI phase, use PEI interfaces
//
Status = CpuIoPpi->Io.Write (
mPeiServices,
CpuIoPpi,
Width,
Address,
Count,
Buffer
);
} else {
//
// The function is called in DXE phase
//
Status = mBS->LocateProtocol (
&gEfiPciRootBridgeIoProtocolGuid,
NULL,
(VOID **) &RootBridgeIo
);
if (EFI_ERROR (Status)) {
return Status;
}
Status = RootBridgeIo->Io.Write (RootBridgeIo, Width, Address, Count, Buffer);
}
return Status;
}
EFI_STATUS
EfiCommonIoRead (
IN UINT8 Width,
IN UINTN Address,
IN UINTN Count,
IN OUT VOID *Buffer
)
/*++
Routine Description:
Io read operation.
Arguments:
Width - Width of read operation
Address - Start IO address to read
Count - Read count
Buffer - Buffer to store result
Returns:
Status code
--*/
{
EFI_STATUS Status;
EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *RootBridgeIo;
if (mPeiServices != NULL) {
//
// The function is called in PEI phase, use PEI interfaces
//
Status = CpuIoPpi->Io.Read (
mPeiServices,
CpuIoPpi,
Width,
Address,
Count,
Buffer
);
} else {
//
// The function is called in DXE phase
//
Status = mBS->LocateProtocol (
&gEfiPciRootBridgeIoProtocolGuid,
NULL,
(VOID **) &RootBridgeIo
);
if (EFI_ERROR (Status)) {
return Status;
}
Status = RootBridgeIo->Io.Read (RootBridgeIo, Width, Address, Count, Buffer);
}
return Status;
}
EFI_STATUS
EfiCommonPciWrite (
IN UINT8 Width,
IN UINT64 Address,
IN UINTN Count,
IN OUT VOID *Buffer
)
/*++
Routine Description:
Pci write operation
Arguments:
Width - Width of PCI write
Address - PCI address to write
Count - Write count
Buffer - Buffer to write to the address
Returns:
Status code
--*/
{
EFI_STATUS Status;
UINTN Index;
UINT8 *Buffer8;
EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *RootBridgeIo;
if (mPeiServices != NULL) {
//
// The function is called in PEI phase, use PEI interfaces
//
Buffer8 = Buffer;
for (Index = 0; Index < Count; Index++) {
Status = PciCfgPpi->Write (
mPeiServices,
PciCfgPpi,
Width,
Address,
Buffer8
);
if (EFI_ERROR (Status)) {
return Status;
}
Buffer8 += Width;
}
} else {
//
// The function is called in DXE phase
//
Status = mBS->LocateProtocol (
&gEfiPciRootBridgeIoProtocolGuid,
NULL,
(VOID **) &RootBridgeIo
);
if (EFI_ERROR (Status)) {
return Status;
}
Status = RootBridgeIo->Pci.Write (
RootBridgeIo,
Width,
Address,
Count,
Buffer
);
}
return EFI_SUCCESS;
}
EFI_STATUS
EfiCommonPciRead (
IN UINT8 Width,
IN UINT64 Address,
IN UINTN Count,
IN OUT VOID *Buffer
)
/*++
Routine Description:
Pci read operation
Arguments:
Width - Width of PCI read
Address - PCI address to read
Count - Read count
Buffer - Output buffer for the read
Returns:
Status code
--*/
{
EFI_STATUS Status;
UINTN Index;
UINT8 *Buffer8;
EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *RootBridgeIo;
if (mPeiServices != NULL) {
//
// The function is called in PEI phase, use PEI interfaces
//
Buffer8 = Buffer;
for (Index = 0; Index < Count; Index++) {
Status = PciCfgPpi->Read (
mPeiServices,
PciCfgPpi,
Width,
Address,
Buffer8
);
if (EFI_ERROR (Status)) {
return Status;
}
Buffer8 += Width;
}
} else {
//
// The function is called in DXE phase
//
Status = mBS->LocateProtocol (
&gEfiPciRootBridgeIoProtocolGuid,
NULL,
(VOID **) &RootBridgeIo
);
if (EFI_ERROR (Status)) {
return Status;
}
Status = RootBridgeIo->Pci.Read (
RootBridgeIo,
Width,
Address,
Count,
Buffer
);
}
return EFI_SUCCESS;
}
|
