1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
/** @file
Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
Scope(\_SB.PCI0)
{
//
// Serial ATA Host Controller - Device 18, Function 0
//
Device(SATA) {
Name(_ADR,0x00120000)
Device(PRT0)
{
Name(_ADR,0x0000FFFF) // Port 0
}
Device(PRT1)
{
Name(_ADR,0x0001FFFF) // Port 1
}
//
// SATA Methods pulled in via SSDT.
//
OperationRegion(SATR, PCI_Config, 0x74,0x4)
Field(SATR,WordAcc,NoLock,Preserve) {
Offset(0x00), // 0x74, PMCR
, 8,
PMEE, 1, //PME_EN
, 6,
PMES, 1 //PME_STS
}
Method (_STA, 0x0, NotSerialized)
{
//Enable SATA controller PME_EN bit
Store (1, \_SB.PCI0.SATA.PMEE)
Return(0xf)
}
Method(_DSW, 3)
{
If (Arg1) { // Entering Sx, need to disable WAKE# from generating runtime PME
Store(0, \_SB.PCI0.SATA.PMEE)
} Else { // Staying in S0
If (LAnd(Arg0, Arg2)) {
// Exiting D0 and arming for wake
// Set PME
Store(1, \_SB.PCI0.SATA.PMEE)
} Else { // Disable runtime PME, either because staying in D0 or disabling wake
Store(0, \_SB.PCI0.SATA.PMEE)
}
}
} // End _DSW
}
}
|
