1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
|
/** @file
PCH Serial IO Lib implementation.
All function in this library is available for PEI, DXE, and SMM,
But do not support UEFI RUNTIME environment call.
Copyright (c) 2014 - 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include <Base.h>
#include <Uefi/UefiBaseType.h>
#include <Library/IoLib.h>
#include <Library/BaseLib.h>
#include <IndustryStandard/Pci30.h>
#include <ScAccess.h>
#include <ScRegs/RegsLpss.h>
#include <Library/ScPcrLib.h>
#include <Library/ScInfoLib.h>
#include <Library/MmPciLib.h>
#include <Library/ScSerialIoLib.h>
typedef struct {
UINT32 Bar0;
UINT32 Bar1;
} SERIAL_IO_CONTROLLER_DESCRIPTOR;
typedef struct {
UINT8 DevNum;
UINT8 FuncNum;
} SERIAL_IO_BDF_NUMBERS;
typedef struct {
UINT16 PciDevIdLp;
CHAR8 AcpiHid[SERIALIO_HID_LENGTH];
} SERIAL_IO_ID;
GLOBAL_REMOVE_IF_UNREFERENCED SERIAL_IO_BDF_NUMBERS mSerialIoBdf [4] =
{
{PCI_DEVICE_NUMBER_LPSS_HSUART, PCI_FUNCTION_NUMBER_LPSS_HSUART0},
{PCI_DEVICE_NUMBER_LPSS_HSUART, PCI_FUNCTION_NUMBER_LPSS_HSUART1},
{PCI_DEVICE_NUMBER_LPSS_HSUART, PCI_FUNCTION_NUMBER_LPSS_HSUART2},
{PCI_DEVICE_NUMBER_LPSS_HSUART, PCI_FUNCTION_NUMBER_LPSS_HSUART3},
};
GLOBAL_REMOVE_IF_UNREFERENCED SERIAL_IO_CONTROLLER_DESCRIPTOR mSerialIoAcpiAddress [4] =
{
{LPSS_I2C0_TMP_BAR0 + 0x80000,LPSS_I2C0_TMP_BAR0 + 0x81000},
{LPSS_I2C0_TMP_BAR0 + 0x90000,LPSS_I2C0_TMP_BAR0 + 0x91000},
{LPSS_I2C0_TMP_BAR0 + 0x100000,LPSS_I2C0_TMP_BAR0 + 0x101000},
{LPSS_I2C0_TMP_BAR0 + 0x110000,LPSS_I2C0_TMP_BAR0 + 0x111000},
};
typedef struct {
UINT16 PciCfgCtrAddr;
UINT16 Psf3BaseAddress;
} SERIAL_IO_CONTROLLER_PSF3_OFFSETS;
GLOBAL_REMOVE_IF_UNREFERENCED SERIAL_IO_CONTROLLER_PSF3_OFFSETS mPchLpSerialIoPsf3Offsets [4] =
{
{ 0x220, 0x1100},
{ 0x224, 0x1000},
{ 0x228, 0x0F00},
{ 0x22C, 0x0E00},
};
/**
Finds PCI Device Number of SerialIo devices.
SerialIo devices' BDF is configurable
@param[in] SerialIoDevice 0=I2C0, ..., 11=UART2
@retval UINT8 SerialIo device number
**/
UINT8
GetSerialIoDeviceNumber (
IN PCH_SERIAL_IO_CONTROLLER SerialIoNumber
)
{
return mSerialIoBdf[SerialIoNumber].DevNum;
}
/**
Finds PCI Function Number of SerialIo devices.
SerialIo devices' BDF is configurable
@param[in] SerialIoDevice 0=I2C0, ..., 11=UART2
@retval UINT8 SerialIo funciton number
**/
UINT8
GetSerialIoFunctionNumber (
IN PCH_SERIAL_IO_CONTROLLER SerialIoNumber
)
{
return mSerialIoBdf[SerialIoNumber].FuncNum;
}
/**
Finds BAR value of SerialIo devices.
SerialIo devices can be configured to not appear on PCI so traditional method of reading BAR might not work.
If the SerialIo device is in PCI mode, a request for BAR1 will return its PCI CFG space instead
@param[in] SerialIoDevice 0=I2C0, ..., 11=UART2
@param[in] BarNumber 0=BAR0, 1=BAR1
@retval UINTN SerialIo Bar value
**/
UINTN
FindSerialIoBar (
IN PCH_SERIAL_IO_CONTROLLER SerialIoDevice,
IN UINT8 BarNumber
)
{
UINT32 Bar;
UINTN PcieBase;
UINT32 VenId;
PcieBase = MmPciBase (DEFAULT_PCI_BUS_NUMBER_SC, GetSerialIoDeviceNumber (SerialIoDevice), GetSerialIoFunctionNumber (SerialIoDevice));
VenId = MmioRead32 (PcieBase + PCI_VENDOR_ID_OFFSET) & 0xFFFF;
if (VenId == V_INTEL_VENDOR_ID) {
if (BarNumber == 1) {
return PcieBase;
}
Bar = (MmioRead32 (PcieBase + PCI_BASE_ADDRESSREG_OFFSET + 8*BarNumber) & 0xFFFFF000);
return Bar;
}
return 0xFFFFFFFF;
}
/**
Configures Serial IO Controller.
@param[in] Controller 0=I2C0, ..., 11=UART2
@param[in] DeviceMode Different type of serial io mode defined in PCH_SERIAL_IO_MODE
@param[in] SerialIoSafeRegister D0i3 Max Power On Latency and Device PG config
**/
VOID
ConfigureSerialIoController (
IN PCH_SERIAL_IO_CONTROLLER Controller,
IN PCH_SERIAL_IO_MODE DeviceMode
#ifdef PCH_PO_FLAG
, IN UINT32 SerialIoSafeRegister
#endif
)
{
UINTN PciCfgBase;
UINTN Bar;
UINT32 Data32;
SERIAL_IO_CONTROLLER_PSF3_OFFSETS *SerialIoPsf3Offsets;
PciCfgBase = MmPciBase (0, GetSerialIoDeviceNumber (Controller), GetSerialIoFunctionNumber (Controller));
//
// Do not modify a device that has already been initialized
//
if (MmioRead16(PciCfgBase + PCI_VENDOR_ID_OFFSET) != V_INTEL_VENDOR_ID) {
return;
}
#ifdef PCH_PO_FLAG
if (!SerialIoSafeRegister) {
#endif
//
// Step 1. Set Bit 16,17,18.
//
MmioOr32 (PciCfgBase + R_LPSS_IO_D0I3MAXDEVPG, BIT18 | BIT17 | BIT16);
#ifdef PCH_PO_FLAG
}
#endif
SerialIoPsf3Offsets = mPchLpSerialIoPsf3Offsets;
Bar = MmioRead32(PciCfgBase + R_LPSS_IO_BAR) & 0xFFFFF000;
switch (DeviceMode) {
case PchSerialIoDisabled:
MmioOr32 (PciCfgBase + R_LPSS_IO_PCS, BIT1 | BIT0);
PchPcrAndThenOr32 (0xC6, SerialIoPsf3Offsets[Controller].Psf3BaseAddress+0x001C, 0xFFFFFFFF, BIT8);
break;
case PchSerialIoAcpi:
case PchSerialIoAcpiHidden:
case PchSerialIoLegacyUart:
//
// Assign BAR0
// Assign BAR1
//
if (Bar == 0) {
MmioWrite32 (PciCfgBase + R_LPSS_IO_BAR, mSerialIoAcpiAddress[Controller].Bar0);
MmioWrite32 (PciCfgBase + R_LPSS_IO_BAR_HIGH, 0x0);
MmioWrite32 (PciCfgBase + R_LPSS_IO_BAR1, mSerialIoAcpiAddress[Controller].Bar1);
MmioWrite32 (PciCfgBase + R_LPSS_IO_BAR1_HIGH, 0x0);
Bar = MmioRead32 (PciCfgBase + R_LPSS_IO_BAR) & 0xFFFFF000;
}
MmioWrite32 (Bar + R_LPSS_IO_REMAP_ADDRESS_LOW, (UINT32)Bar);
//
// Set Memory space Enable
//
MmioOr32 (PciCfgBase + PCI_COMMAND_OFFSET, EFI_PCI_COMMAND_MEMORY_SPACE | EFI_PCI_COMMAND_BUS_MASTER);
//
// Get controller out of reset
//
MmioWrite32 (Bar + R_LPSS_IO_MEM_RESETS, 0);
MmioWrite32 (Bar + R_LPSS_IO_MEM_RESETS, B_LPSS_IO_MEM_HC_RESET_REL | B_LPSS_IO_MEM_iDMA_RESET_REL);
break;
case PchSerialIoPci:
if (Bar == 0) {
PchPcrAndThenOr32 (0x90, SerialIoPsf3Offsets[Controller].PciCfgCtrAddr, 0xFFFFFFFF, BIT7);
PchPcrAndThenOr32 (0xC6, SerialIoPsf3Offsets[Controller].Psf3BaseAddress + 0x001C, 0xFFFFFFFF, BIT18);
do {
PchPcrRead32(0xC6, SerialIoPsf3Offsets[Controller].Psf3BaseAddress + 0x001C, &Data32);
} while ((Data32 & BIT18) != BIT18);
//
// Assign BAR0 and Set Memory space Enable
//
MmioWrite32 (PciCfgBase + R_LPSS_IO_BAR, mSerialIoAcpiAddress[Controller].Bar0);
MmioWrite32 (PciCfgBase + R_LPSS_IO_BAR_HIGH, 0x0);
MmioOr32 (PciCfgBase + PCI_COMMAND_OFFSET, EFI_PCI_COMMAND_MEMORY_SPACE | EFI_PCI_COMMAND_BUS_MASTER);
//
// Read Newly Assigned BAR
//
Bar = MmioRead32(PciCfgBase + R_LPSS_IO_BAR) & 0xFFFFF000;
}
//
// Update Address Remap Register with Current BAR
//
MmioWrite32 (Bar + R_LPSS_IO_REMAP_ADDRESS_LOW, (UINT32)Bar);
///
/// Get controller out of reset
///
MmioWrite32 (Bar + R_LPSS_IO_MEM_RESETS, 0);
MmioOr32 (Bar + R_LPSS_IO_MEM_RESETS, B_LPSS_IO_MEM_HC_RESET_REL | B_LPSS_IO_MEM_iDMA_RESET_REL);
break;
default:
return;
}
//
// Program clock dividers for UARTs in legacy mode
// Enable Byte addressing for UARTs in legacy mode
//
if (Controller >= PchSerialIoIndexUart0 && Controller <= PchSerialIoIndexUart3) {
Data32 = B_LPSS_IO_MEM_PCP_CLK_UPDATE | (V_LPSS_IO_PPR_CLK_N_DIV << 16) | (V_LPSS_IO_PPR_CLK_M_DIV << 1) | B_LPSS_IO_MEM_PCP_CLK_EN;
MmioWrite32 (Bar + R_LPSS_IO_MEM_PCP, Data32);
if (DeviceMode == PchSerialIoLegacyUart) {
//
// Set UART Byte Address Control - Control bit for 16550 8-Bit Addressing Mode.
//
PchPcrAndThenOr32(0x90, 0x618, 0xFFFFFFFF, (BIT0 << (Controller - PchSerialIoIndexUart0)));
//
// An MMIO Read Must Immediately Be Issued to UART2 BAR0 + 0xF8 for 8-bit Legacy Mode to Activate
//
MmioRead32(Bar + R_LPSS_IO_MANID);
}
}
}
|