blob: 6e807a350422e7e50a3d5e56ca5193c5ee9c573b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
|
/** @file
Definition of the CPU global NVS area protocol. This protocol
publishes the address and format of a global ACPI NVS buffer used as a communications
buffer between SMM/DXE/PEI code and ASL code.
@note Data structures defined in this protocol are not naturally aligned.
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#ifndef _CPU_GLOBAL_NVS_AREA_H_
#define _CPU_GLOBAL_NVS_AREA_H_
typedef struct _CPU_GLOBAL_NVS_AREA_PROTOCOL CPU_GLOBAL_NVS_AREA_PROTOCOL;
//
// Extern the GUID for protocol users.
//
extern EFI_GUID gCpuGlobalNvsAreaProtocolGuid;
//
// Processor GlobalNvs Revisions
//
#define CPU_GLOBAL_NVS_AREA_REVISION 2
#pragma pack(1)
///
/// Config TDP level settings.
///
typedef struct {
UINT16 CtdpPowerLimit1; ///< CTDP Power Limit1
UINT16 CtdpPowerLimit2; ///< CTDP Power Limit2
UINT8 CtdpPowerLimitWindow; ///< CTDP Power Limit Time Window
UINT8 CtdpCtc; ///< CTDP CTC
UINT8 CtdpTar; ///< CTDP TAR
UINT8 CtdpPpc; ///< CTDP PPC
} PPM_CTDP_LEVEL_SETTINGS;
///
/// Global NVS Area definition
///
typedef struct {
/**
This member specifies the revision of the CPU_GLOBAL_NVS_AREA. This field is used to indicate backward
compatible changes to the NVS AREA. Any such changes to this PPI will result in an update in the revision number.
<b>Revision 1</b>:
- Initial version.
**/
UINT8 Revision; ///< (0) CPU GlobalNvs Revision
//
// PPM Flag Values
//
UINT32 PpmFlags; ///< (1-4) PPM Flags
UINT8 Reserved; ///< (5) Reserved
//
// Thermal Configuration Values
//
UINT8 AutoCriticalTripPoint; ///< (6) Auto Critical Trip Point
UINT8 AutoPassiveTripPoint; ///< (7) Auto Passive Trip Point
UINT8 AutoActiveTripPoint; ///< (8) Auto Active Trip Point
UINT32 Cpuid; ///< (9) CPUID
//
// ConfigTDP Values
//
UINT8 ConfigurablePpc; ///< (13) Boot Mode vlues for _PPC
//
// ConfigTDP Level settngs
//
UINT8 CtdpLevelsSupported; ///< (14) ConfigTdp Number Of Levels
UINT8 ConfigTdpBootModeIndex; ///< (15) CTDP Boot Mode Index
///
/// (16) CTDP Level 0 Power Limit1
/// (18) CTDP Level 0 Power Limit2
/// (20) CTDP Level 0 Power Limit1 Time Window
/// (21) CTDP Level 0 CTC
/// (22) CTDP Level 0 TAR
/// (23) CTDP Level 0 PPC
/// (24) CTDP Level 1 Power Limit1
/// (26) CTDP Level 1 Power Limit2
/// (28) CTDP Level 1 Power Limit1 Time Window
/// (29) CTDP Level 1 CTC
/// (30) CTDP Level 1 TAR
/// (31) CTDP Level 1 PPC
/// (32) CTDP Level 2 Power Limit1
/// (34) CTDP Level 2 Power Limit2
/// (36) CTDP Level 2 Power Limit1 Time Window
/// (37) CTDP Level 2 CTC
/// (38) CTDP Level 2 TAR
/// (39) CTDP Level 2 PPC
///
PPM_CTDP_LEVEL_SETTINGS CtdpLevelSettings[3];
//
// Mwait Hints and Latency values for C3/C6/C7/C7S
//
UINT8 C3MwaitValue; ///< (40) Mwait Hint value for C3
UINT8 C6MwaitValue; ///< (41) Mwait Hint value for C6
UINT8 C7MwaitValue; ///< (42) Mwait Hint value for C6
UINT8 CDMwaitValue; ///< (43) Mwait Hint value for C7/C8/C9/C10
UINT16 C3Latency; ///< (44-45) Latency value for C3
UINT16 C6Latency; ///< (46-47) Latency Value for C6
UINT16 C7Latency; ///< (48-49) Latency Value for C6
UINT16 CDLatency; ///< (50-51) Latency Value for C7/C8/C9/C10
UINT16 CDIOLevel; ///< (52-53) IO Level Value for C7/C8/C9/C10
UINT16 CDPowerValue; ///< (54-55) Power Value for C7/C8/C9/C10
UINT8 MiscPowerManagementFlags; ///< (55) MiscPowerManagementFlags
//
// DTS
//
UINT8 EnableDigitalThermalSensor; ///< (57) DTS Function enable
UINT8 BspDigitalThermalSensorTemperature; ///< (58) Temperature of BSP
UINT8 ApDigitalThermalSensorTemperature; ///< (59) Temperature of AP
UINT8 DigitalThermalSensorSmiFunction; ///< (60) SMI function call via DTS IO Trap
UINT8 PackageDTSTemperature; ///< (61) Package temperature
UINT8 IsPackageTempMSRAvailable; ///< (62) Package Temperature MSR available
UINT8 Ap2DigitalThermalSensorTemperature; ///< (63) Temperature of the second AP
UINT8 Ap3DigitalThermalSensorTemperature; ///< (64) Temperature of the third AP
//
// BIOS Guard
//
UINT64 BiosGuardMemAddress; ///< (65-72) BIOS Guard Memory Address for Tool Interface
UINT8 BiosGuardMemSize; ///< (73) BIOS Guard Memory Size for Tool Interface
UINT16 BiosGuardIoTrapAddress; ///< (74-75) IoTrap Address for Tool Interface
UINT16 BiosGuardIoTrapLength; ///< (76-77) IoTrap Length for Tool Interface
//
// DTS I/O Trap
//
UINT16 DtsIoTrapAddress; ///< (78-79) DTS IO trap Address
UINT8 DtsIoTrapLength; ///< (80) DTS IO trap Length
UINT8 DtsAcpiEnable; ///< (81) DTS is in ACPI Mode Enabled
//
// Software Guard Extension
//
UINT8 SgxStatus; ///< (82) SE Status
UINT64 EpcBaseAddress; ///< (83-90) EPC Base Address
UINT64 EpcLength; ///< (91-98) EPC Length
//
// HWP
//
UINT8 HwpVersion; ///< (99) HWP Status
UINT16 HwpIoTrapAddress; ///< (100-101) IoTrap Address for HWP
UINT16 HwpIoTrapLength; ///< (102-103) IoTrap Length for HWP
UINT8 PowerState; ///< (104) Power State
UINT8 EnableHdcPolicy; ///< (105) Hardware Duty Cycling Policy
UINT8 HwpInterruptStatus; ///< (106) HWP Interrupt Status
UINT8 DtsInterruptStatus; ///< (107) DTS Interrupt Status
} CPU_GLOBAL_NVS_AREA;
#pragma pack()
///
/// CPU Global NVS Area Protocol
///
struct _CPU_GLOBAL_NVS_AREA_PROTOCOL {
CPU_GLOBAL_NVS_AREA *Area; ///< CPU NVS Area
};
#endif
|
