blob: 4c3dd6cf11709173a58cda3067dedc896a95302b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
/** @file
PCH GPIO Sx Isolation Driver Entry
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
**/
#include "PchInitSmm.h"
#include <Library/GpioLib.h>
#include <Library/GpioNativeLib.h>
/**
This function performs GPIO Sx Isolation for DevSlp pins.
**/
VOID
PchGpioSxIsolationCallback (
VOID
)
{
UINT32 SataPortsMax;
UINT32 SataPort;
GPIO_PAD DevSlpGpioPad;
SataPortsMax = GetPchMaxSataPortNum ();
//
// If DevSlp pad is used in its native mode then
// set PadRstCfg to 10'b (GPIO Reset)
//
for (SataPort = 0; SataPort < SataPortsMax; SataPort++) {
//
// Check if DevSlp pad is in native mode
//
if (GpioIsSataDevSlpPinEnabled (SataPort, &DevSlpGpioPad)) {
//
// Program PADCFG_DW0.PadRstCfg
//
GpioSetPadResetConfig (DevSlpGpioPad, GpioResetNormal);
}
}
}
|
