summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorTimothy Hayes <timothy.hayes@arm.com>2019-10-18 15:02:20 +0100
committerGiacomo Travaglini <giacomo.travaglini@arm.com>2020-01-17 14:38:08 +0000
commite4c1fc318a76ff9f8a1784012172af1469ad8433 (patch)
treef9c26a5210c2b75dea014fe63261fbeea38765cd
parent4c071c4e0dc8ddf23b344ea6027903a65be2f966 (diff)
downloadgem5-e4c1fc318a76ff9f8a1784012172af1469ad8433.tar.xz
misc: add Arm build_opts for MESI_Three_Level and MOESI_hammer
Change-Id: I0d1c5671efdd3cb2041805ab615cdff76d3a5e8a Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/24254 Tested-by: kokoro <noreply+kokoro@google.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Jason Lowe-Power <jason@lowepower.com>
-rw-r--r--build_opts/ARM_MESI_Three_Level6
-rw-r--r--build_opts/ARM_MOESI_hammer6
2 files changed, 12 insertions, 0 deletions
diff --git a/build_opts/ARM_MESI_Three_Level b/build_opts/ARM_MESI_Three_Level
new file mode 100644
index 000000000..1836fb095
--- /dev/null
+++ b/build_opts/ARM_MESI_Three_Level
@@ -0,0 +1,6 @@
+# Copyright (c) 2019 ARM Limited
+# All rights reserved.
+
+TARGET_ISA = 'arm'
+CPU_MODELS = 'TimingSimpleCPU, O3CPU'
+PROTOCOL = 'MESI_Three_Level'
diff --git a/build_opts/ARM_MOESI_hammer b/build_opts/ARM_MOESI_hammer
new file mode 100644
index 000000000..2eddc5b05
--- /dev/null
+++ b/build_opts/ARM_MOESI_hammer
@@ -0,0 +1,6 @@
+# Copyright (c) 2019 ARM Limited
+# All rights reserved.
+
+TARGET_ISA = 'arm'
+CPU_MODELS = 'TimingSimpleCPU, O3CPU'
+PROTOCOL = 'MOESI_hammer'