summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-10-11 17:56:16 -0700
committerGabe Black <gabeblack@google.com>2018-10-12 23:39:14 +0000
commit38de206cf0c5beb5ac880181c5dab3e4aa0344a7 (patch)
tree8e83530d2103931e280960b0c675399e89e77617
parent260b0fc5381a47c681e7ead8e4f13aad45069665 (diff)
downloadgem5-38de206cf0c5beb5ac880181c5dab3e4aa0344a7.tar.xz
dev: Include the platform base class even in NULL_ISA builds.
These classes don't have any ISA specific aspects. Change-Id: Ifefb12d23e4aee8e3fd56f0a1eb3d9ad00e733a0 Reviewed-on: https://gem5-review.googlesource.com/c/13467 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
-rw-r--r--src/dev/SConscript5
1 files changed, 3 insertions, 2 deletions
diff --git a/src/dev/SConscript b/src/dev/SConscript
index c9526c2a9..ecb6dccbb 100644
--- a/src/dev/SConscript
+++ b/src/dev/SConscript
@@ -39,17 +39,18 @@ Source('dma_device.cc')
DebugFlag('IsaFake')
DebugFlag('DMA')
+SimObject('Platform.py')
+Source('platform.cc')
+
if env['TARGET_ISA'] == 'null':
Return()
SimObject('BadDevice.py')
-SimObject('Platform.py')
Source('baddev.cc')
Source('intel_8254_timer.cc')
Source('mc146818.cc')
Source('pixelpump.cc')
-Source('platform.cc')
DebugFlag('Intel8254Timer')
DebugFlag('MC146818')