diff options
| author | Ali Saidi <saidi@eecs.umich.edu> | 2007-01-28 15:30:54 -0500 |
|---|---|---|
| committer | Ali Saidi <saidi@eecs.umich.edu> | 2007-01-28 15:30:54 -0500 |
| commit | 84c6463c3e7981ba22cef730e8cc03972b80b01a (patch) | |
| tree | 01fe5b4d456f405e47ff48e5fa947da40a0430c7 | |
| parent | 37795b104d93a48b319074fbef770d88820d554a (diff) | |
| parent | a729e4d4b8d59cec891a07d3ba4d0f7d6f0208fe (diff) | |
| download | gem5-84c6463c3e7981ba22cef730e8cc03972b80b01a.tar.xz | |
Merge zizzer:/bk/newmem
into zeep.pool:/z/saidi/work/m5.newmem
--HG--
extra : convert_revision : f25fd4855a1eaaecb29e6ccc3cee22cf07e4108b
| -rw-r--r-- | src/arch/sparc/floatregfile.cc | 4 | ||||
| -rw-r--r-- | src/cpu/exetrace.cc | 2 |
2 files changed, 5 insertions, 1 deletions
diff --git a/src/arch/sparc/floatregfile.cc b/src/arch/sparc/floatregfile.cc index 1bb78c67b..6f04ca829 100644 --- a/src/arch/sparc/floatregfile.cc +++ b/src/arch/sparc/floatregfile.cc @@ -137,10 +137,12 @@ Fault FloatRegFile::setReg(int floatReg, const FloatReg &val, int width) case SingleWidth: result32 = gtoh((uint32_t)val); memcpy(regSpace + 4 * floatReg, &result32, sizeof(result32)); + DPRINTF(Sparc, "Write FP64 register %d = 0x%x\n", floatReg, result32); break; case DoubleWidth: result64 = gtoh((uint64_t)val); memcpy(regSpace + 4 * floatReg, &result64, sizeof(result64)); + DPRINTF(Sparc, "Write FP64 register %d = 0x%x\n", floatReg, result64); break; case QuadWidth: panic("Quad width FP not implemented."); @@ -163,10 +165,12 @@ Fault FloatRegFile::setRegBits(int floatReg, const FloatRegBits &val, int width) case SingleWidth: result32 = gtoh((uint32_t)val); memcpy(regSpace + 4 * floatReg, &result32, sizeof(result32)); + DPRINTF(Sparc, "Write FP64 bits register %d = 0x%x\n", floatReg, result32); break; case DoubleWidth: result64 = gtoh((uint64_t)val); memcpy(regSpace + 4 * floatReg, &result64, sizeof(result64)); + DPRINTF(Sparc, "Write FP64 bits register %d = 0x%x\n", floatReg, result64); break; case QuadWidth: panic("Quad width FP not implemented."); diff --git a/src/cpu/exetrace.cc b/src/cpu/exetrace.cc index 9ea90681c..ea68c7976 100644 --- a/src/cpu/exetrace.cc +++ b/src/cpu/exetrace.cc @@ -362,7 +362,7 @@ Trace::InstRecord::dump(ostream &outs) } } for (int i = 0; i < TheISA::NumFloatRegs/2; i++) { - if (thread->readFloatRegBits(i,FloatRegFile::DoubleWidth) != shared_data->fpregs[i]) { + if (thread->readFloatRegBits(i*2,FloatRegFile::DoubleWidth) != shared_data->fpregs[i]) { diffFpRegs = true; } } |