summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2009-03-11 23:05:24 -0700
committerSteve Reinhardt <steve.reinhardt@amd.com>2009-03-11 23:05:24 -0700
commit61ff48a1f834b7335c2ae615a1f855995cfab335 (patch)
tree82c725678c40d54be99ade3d3086a97f897a098c
parent17cb191c981ddb5a40f40a14a44e7b7ee7576c0d (diff)
downloadgem5-61ff48a1f834b7335c2ae615a1f855995cfab335.tar.xz
cpu: fix minor endian issue with trace output
(no functional change)
-rw-r--r--src/cpu/simple/atomic.cc2
-rw-r--r--src/cpu/simple/timing.cc2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/simple/atomic.cc b/src/cpu/simple/atomic.cc
index acda552d9..17f93c882 100644
--- a/src/cpu/simple/atomic.cc
+++ b/src/cpu/simple/atomic.cc
@@ -513,7 +513,7 @@ AtomicSimpleCPU::write(T data, Addr addr, unsigned flags, uint64_t *res)
// calling changeStatus() and changing it to "bad addr write"
// or something.
if (traceData) {
- traceData->setData(data);
+ traceData->setData(gtoh(data));
}
return fault;
}
diff --git a/src/cpu/simple/timing.cc b/src/cpu/simple/timing.cc
index f398365d3..a8f86f8d2 100644
--- a/src/cpu/simple/timing.cc
+++ b/src/cpu/simple/timing.cc
@@ -564,7 +564,7 @@ TimingSimpleCPU::write(T data, Addr addr, unsigned flags, uint64_t *res)
assert(split_addr <= addr || split_addr - addr < block_size);
T *dataP = new T;
- *dataP = TheISA::gtoh(data);
+ *dataP = TheISA::htog(data);
_status = DTBWaitResponse;
if (split_addr > addr) {
RequestPtr req1, req2;