summaryrefslogtreecommitdiff
path: root/arch/alpha/alpha_memory.hh
diff options
context:
space:
mode:
authorAndrew Schultz <alschult@umich.edu>2004-02-18 21:38:55 -0500
committerAndrew Schultz <alschult@umich.edu>2004-02-18 21:38:55 -0500
commit12747d3084339d9db52d32e75215242b38474887 (patch)
treea053a1f60a14174e873c0507ef5d84daf74a9d9f /arch/alpha/alpha_memory.hh
parent2d5ef88e1c782376746c6025843cf2a10ad741a9 (diff)
downloadgem5-12747d3084339d9db52d32e75215242b38474887.tar.xz
Change the physical memory logic, and also add misspeculation fix to
tlb index calls that are called from ExecContext::readIpr arch/alpha/ev5.cc: Fix misspeculation bugs for misspeculated IPR accesses --HG-- extra : convert_revision : c9ffcf9ef8123dfcaee1606c05aee8ad60d893d7
Diffstat (limited to 'arch/alpha/alpha_memory.hh')
-rw-r--r--arch/alpha/alpha_memory.hh2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/alpha/alpha_memory.hh b/arch/alpha/alpha_memory.hh
index 482a13eee..999eec228 100644
--- a/arch/alpha/alpha_memory.hh
+++ b/arch/alpha/alpha_memory.hh
@@ -56,7 +56,7 @@ class AlphaTlb : public SimObject
int getsize() const { return size; }
- AlphaISA::PTE &index();
+ AlphaISA::PTE &index(bool advance = true);
void insert(Addr vaddr, AlphaISA::PTE &pte);
void flushAll();