summaryrefslogtreecommitdiff
path: root/arch/isa_parser.py
diff options
context:
space:
mode:
authorKevin Lim <ktlim@umich.edu>2005-03-10 15:53:27 -0500
committerKevin Lim <ktlim@umich.edu>2005-03-10 15:53:27 -0500
commitc12a665c3120b61ed4e09da5d8a52c57406763d5 (patch)
treeb5176be0d526ea24cafcd6f615058651f2b34dfb /arch/isa_parser.py
parentaa8c9db159422a313f6dfc9a76fd827515b32126 (diff)
parent51108a8c0a3a42702f49a945f8a4dac776a8d189 (diff)
downloadgem5-c12a665c3120b61ed4e09da5d8a52c57406763d5.tar.xz
Merge ktlim@zizzer.eecs.umich.edu:/bk/m5
into zamp.eecs.umich.edu:/z/ktlim2/m5 --HG-- extra : convert_revision : a58535776cf5a3d17f8d9f65144cdf8db54289aa
Diffstat (limited to 'arch/isa_parser.py')
-rwxr-xr-xarch/isa_parser.py6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/isa_parser.py b/arch/isa_parser.py
index 18e4b0a45..5e0267c9e 100755
--- a/arch/isa_parser.py
+++ b/arch/isa_parser.py
@@ -639,6 +639,12 @@ CpuModel('FastCPU', 'fast_cpu_exec.cc',
CpuModel('FullCPU', 'full_cpu_exec.cc',
'#include "cpu/full_cpu/dyn_inst.hh"',
{ 'CPU_exec_context': 'DynInst' })
+CpuModel('AlphaFullCPU', 'alpha_full_cpu_exec.cc',
+ '#include "cpu/beta_cpu/alpha_dyn_inst.hh"',
+ { 'CPU_exec_context': 'AlphaDynInst<AlphaSimpleImpl>' })
+CpuModel('OoOCPU', 'ooo_cpu_exec.cc',
+ '#include "cpu/ooo_cpu/ooo_dyn_inst.hh"',
+ { 'CPU_exec_context': 'OoODynInst<OoOImpl>' })
# Expand template with CPU-specific references into a dictionary with
# an entry for each CPU model name. The entry key is the model name