summaryrefslogtreecommitdiff
path: root/arch/mips/isa_traits.hh
diff options
context:
space:
mode:
authorKorey Sewell <ksewell@umich.edu>2006-03-19 13:40:03 -0500
committerKorey Sewell <ksewell@umich.edu>2006-03-19 13:40:03 -0500
commitb3464ef18061626c096c96d952971e61de97938b (patch)
treec3dae7020f8ec40cfc8a291cd01cc3679f9cb850 /arch/mips/isa_traits.hh
parente6bc492554408e89d7ced523c66991665126dc29 (diff)
downloadgem5-b3464ef18061626c096c96d952971e61de97938b.tar.xz
support for unaligned memory access
arch/mips/isa/base.isa: disassembly fixes arch/mips/isa/decoder.isa: support for unaligned loads/stores arch/mips/isa_traits.hh: edit Syscall Reg values arch/mips/linux_process.cc: call writevFunc on writev syscall --HG-- extra : convert_revision : 4aea6d069bd7ba0e83b23d2d85c50d68532f0454
Diffstat (limited to 'arch/mips/isa_traits.hh')
-rw-r--r--arch/mips/isa_traits.hh4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/mips/isa_traits.hh b/arch/mips/isa_traits.hh
index a69d84842..486a5d130 100644
--- a/arch/mips/isa_traits.hh
+++ b/arch/mips/isa_traits.hh
@@ -136,8 +136,8 @@ namespace MipsISA
const int ReturnAddressReg = 31;
const int SyscallNumReg = ReturnValueReg1;
- const int SyscallPseudoReturnReg = ArgumentReg3;
- const int SyscallSuccessReg = 19;
+ const int SyscallPseudoReturnReg = ReturnValueReg1;
+ const int SyscallSuccessReg = ReturnValueReg1;
const int LogVMPageSize = 13; // 8K bytes
const int VMPageSize = (1 << LogVMPageSize);