diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2006-04-18 09:27:22 -0400 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2006-04-18 09:27:22 -0400 |
commit | 3d99b4a5447abb1ccca552cee281137e2b11a674 (patch) | |
tree | b2c5fe75b956939247339e44cc546eb71393f9d5 /arch/sparc/isa/decoder.isa | |
parent | 832311a17094501a6883100ac9dba8c781211782 (diff) | |
download | gem5-3d99b4a5447abb1ccca552cee281137e2b11a674.tar.xz |
Fixes to SPARC syscall emulation mode.
arch/sparc/isa/base.isa:
Added a set of abbreviations for the different condition tests.
arch/sparc/isa/decoder.isa:
Fixes and additions to get syscall emulation closer to working.
arch/sparc/isa/formats/branch.isa:
Fixed branches so that the immediate version actually uses the immediate value
arch/sparc/isa/formats/integerop.isa:
Compute the condition codes -before- writing to the state of the machine.
arch/sparc/isa/formats/mem.isa:
An attempt to fix up the output of the disassembly of loads and stores.
arch/sparc/isa/formats/trap.isa:
Added code to disassemble a trap instruction. This probably needs to be fixed up so there are immediate and register versions.
arch/sparc/isa/operands.isa:
Added an R1 operand, and fixed up the numbering
arch/sparc/isa_traits.hh:
SyscallNumReg is no longer needed, the max number of sources and destinations are fixed up, and the syscall return uses xcc instead of icc.
arch/sparc/linux/process.cc:
arch/sparc/linux/process.hh:
Added a getresuidFunc syscall implementation. This isn't actually used, but I thought it was and will leave it in.
arch/sparc/process.cc:
arch/sparc/process.hh:
Fixed up how the initial stack frame is set up.
arch/sparc/regfile.hh:
Changed the number of windows from 6 to 32 so we don't have to worry about spill and fill traps for now, and commented out the register file setting itself up.
cpu/cpu_exec_context.hh:
cpu/exec_context.hh:
cpu/simple/cpu.hh:
sim/process.cc:
sim/process.hh:
Changed the syscall mechanism to pass down the syscall number directly.
--HG--
extra : convert_revision : 15723b949a0ddb3d24e68c079343b4dba2439f43
Diffstat (limited to 'arch/sparc/isa/decoder.isa')
-rw-r--r-- | arch/sparc/isa/decoder.isa | 79 |
1 files changed, 54 insertions, 25 deletions
diff --git a/arch/sparc/isa/decoder.isa b/arch/sparc/isa/decoder.isa index b4084518c..823bf2626 100644 --- a/arch/sparc/isa/decoder.isa +++ b/arch/sparc/isa/decoder.isa @@ -423,41 +423,70 @@ decode OP default Unknown::unknown() } }}); 0x39: Branch::return({{ + //If both MemAddressNotAligned and + //a fill trap happen, it's not clear + //which one should be returned. Addr target = Rs1 + Rs2_or_imm13; if(target & 0x3) fault = new MemAddressNotAligned; else NNPC = target; - //This needs to change the register window - //like restore does + if(fault == NoFault) + { + //CWP should be set directly so that it always happens + //Also, this will allow writing to the new window and + //reading from the old one + Cwp = (Cwp - 1 + NWindows) % NWindows; + if(Canrestore == 0) + { + if(Otherwin) + fault = new FillNOther(WstateOther); + else + fault = new FillNNormal(WstateNormal); + } + else + { + Rd = Rs1 + Rs2_or_imm13; + Cansave = Cansave + 1; + Canrestore = Canrestore - 1; + } + //This is here to make sure the CWP is written + //no matter what. This ensures that the results + //are written in the new window as well. + xc->setMiscRegWithEffect(MISCREG_CWP, Cwp); + } }}); 0x3A: decode CC { 0x0: Trap::tcci({{ + if(passesCondition(CcrIcc, COND2)) + { + int lTrapNum = I ? (Rs1 + SW_TRAP) : (Rs1 + Rs2); + DPRINTF(Sparc, "The trap number is %d\n", lTrapNum); #if FULL_SYSTEM - fault = new TrapInstruction; + fault = new TrapInstruction(lTrapNum); #else - if(passesCondition(CcrIcc, machInst<25:28>)) + DPRINTF(Sparc, "The syscall number is %d\n", R1); + xc->syscall(R1); +#endif + } + else { - // At least glibc only uses trap 0, - // solaris/sunos may use others - assert((I ? Rs1 + Rs2 : Rs1 + SW_TRAP) == 0); - xc->syscall(); + DPRINTF(Sparc, "Didn't fire on %s\n", CondTestAbbrev[machInst<25:28>]); } -#endif }}); 0x2: Trap::tccx({{ + if(passesCondition(CcrXcc, COND2)) + { + int lTrapNum = I ? (Rs1 + SW_TRAP) : (Rs1 + Rs2); + DPRINTF(Sparc, "The trap number is %d\n", lTrapNum); #if FULL_SYSTEM - fault = new TrapInstruction; + fault = new TrapInstruction(lTrapNum); #else - if(passesCondition(CcrXcc, machInst<25:28>)) - { - // At least glibc only uses trap 0, - // solaris/sunos may use others - assert((I ? Rs1 + Rs2 : Rs1 + SW_TRAP) == 0); - xc->syscall(); - } + DPRINTF(Sparc, "The syscall number is %d\n", R1); + xc->syscall(R1); #endif + } }}); } 0x3B: Nop::flush({{/*Instruction memory flush*/}}); @@ -482,8 +511,8 @@ decode OP default Unknown::unknown() { Cwp = (Cwp + 1) % NWindows; Rd = Rs1 + Rs2_or_imm13; - Cansave--; - Canrestore++; + Cansave = Cansave - 1; + Canrestore = Canrestore + 1; } //This is here to make sure the CWP is written //no matter what. This ensures that the results @@ -505,8 +534,8 @@ decode OP default Unknown::unknown() else { Rd = Rs1 + Rs2_or_imm13; - Cansave++; - Canrestore--; + Cansave = Cansave + 1; + Canrestore = Canrestore - 1; } //This is here to make sure the CWP is written //no matter what. This ensures that the results @@ -607,15 +636,15 @@ decode OP default Unknown::unknown() format Trap { 0x20: ldf({{fault = new FpDisabled;}}); 0x21: decode X { - 0x0: ldfsr({{fault = new FpDisabled;}}); - 0x1: ldxfsr({{fault = new FpDisabled;}}); + 0x0: Load::ldfsr({{Fsr = Mem<31:0> | Fsr<63:32>;}}, {{32}}); + 0x1: Load::ldxfsr({{Fsr = Mem;}}, {{64}}); } 0x22: ldqf({{fault = new FpDisabled;}}); 0x23: lddf({{fault = new FpDisabled;}}); 0x24: stf({{fault = new FpDisabled;}}); 0x25: decode X { - 0x0: stfsr({{fault = new FpDisabled;}}); - 0x1: stxfsr({{fault = new FpDisabled;}}); + 0x0: Store::stfsr({{Mem = Fsr<31:0>;}}, {{32}}); + 0x1: Store::stxfsr({{Mem = Fsr;}}, {{64}}); } 0x26: stqf({{fault = new FpDisabled;}}); 0x27: stdf({{fault = new FpDisabled;}}); |