diff options
author | Kevin Lim <ktlim@umich.edu> | 2007-03-23 11:33:08 -0400 |
---|---|---|
committer | Kevin Lim <ktlim@umich.edu> | 2007-03-23 11:33:08 -0400 |
commit | 31e78b0b92b0a1e066c85622173eb866ded45709 (patch) | |
tree | a2d19622e04aa02fb348ab5c8ba66ae9591c4b1f /build_opts | |
parent | abb07d9da32bcb4e91e47fc22c369f1a50c3ffc9 (diff) | |
download | gem5-31e78b0b92b0a1e066c85622173eb866ded45709.tar.xz |
Two fixes:
1. Requests are handled more properly now. They assume the memory system takes control of the request upon sending out an access.
2. load-load ordering is maintained.
src/cpu/base_dyn_inst.hh:
Update how requests are handled. The BaseDynInst should not be able to hold a pointer to the request because the request becomes owned by the memory system once it is sent out.
Also include some functions to allow certain status bits to be cleared.
src/cpu/base_dyn_inst_impl.hh:
Update how requests are handled. The BaseDynInst should not be able to hold a pointer to the request because the request becomes owned by the memory system once it is sent out.
src/cpu/o3/fetch_impl.hh:
General correctness fixes. retryPkt is not necessarily always set, so handle it properly. Also consider the cache unblocked only when recvRetry is called.
src/cpu/o3/lsq_unit.hh:
Handle requests a little more correctly. Now that the requests aren't pointed to by the DynInst, be sure to delete the request if it's not being used by the memory system.
Also be sure to not store-load forward from an uncacheable store.
src/cpu/o3/lsq_unit_impl.hh:
Check to make sure load-load ordering was maintained.
Also handle requests a little more correctly.
--HG--
extra : convert_revision : e86bead2886d02443cf77bf7a7a1492845e1690f
Diffstat (limited to 'build_opts')
0 files changed, 0 insertions, 0 deletions