summaryrefslogtreecommitdiff
path: root/configs/common/MemConfig.py
diff options
context:
space:
mode:
authorMatthias Jung <jungma@eit.uni-kl.de>2015-08-03 23:08:40 -0500
committerMatthias Jung <jungma@eit.uni-kl.de>2015-08-03 23:08:40 -0500
commit8723b08dbf254bc436eac2b2ddf86efa02fc4274 (patch)
tree9a11d4b9112f3957693f1a6d79293bd94f15b712 /configs/common/MemConfig.py
parentc375870abde01fa8d693e4dd95975b83c82a280d (diff)
downloadgem5-8723b08dbf254bc436eac2b2ddf86efa02fc4274.tar.xz
misc: Coupling gem5 with SystemC TLM2.0
Transaction Level Modeling (TLM2.0) is widely used in industry for creating virtual platforms (IEEE 1666 SystemC). This patch contains a standard compliant implementation of an external gem5 port, that enables the usage of gem5 as a TLM initiator component in SystemC based virtual platforms. Both TLM coding paradigms loosely timed (b_transport) and aproximately timed (nb_transport) are supported. Compared to the original patch a TLM memory manager was added. Furthermore, the transaction object was removed and for each TLM payload a PacketPointer that points to the original gem5 packet is added as an TLM extension. For event handling single events are now created. Committed by: Nilay Vaish <nilay@cs.wisc.edu>
Diffstat (limited to 'configs/common/MemConfig.py')
-rw-r--r--configs/common/MemConfig.py9
1 files changed, 9 insertions, 0 deletions
diff --git a/configs/common/MemConfig.py b/configs/common/MemConfig.py
index cf0fb1632..0191554a7 100644
--- a/configs/common/MemConfig.py
+++ b/configs/common/MemConfig.py
@@ -151,6 +151,15 @@ def config_mem(options, system):
them.
"""
+ if options.tlm_memory:
+ system.external_memory = m5.objects.ExternalSlave(
+ port_type="tlm",
+ port_data=options.tlm_memory,
+ port=system.membus.master,
+ addr_ranges=system.mem_ranges)
+ system.kernel_addr_check = False
+ return
+
if options.external_memory_system:
system.external_memory = m5.objects.ExternalSlave(
port_type=options.external_memory_system,