summaryrefslogtreecommitdiff
path: root/configs/common/Simulation.py
diff options
context:
space:
mode:
authorAndreas Sandberg <Andreas.Sandberg@ARM.com>2013-01-07 13:05:44 -0500
committerAndreas Sandberg <Andreas.Sandberg@ARM.com>2013-01-07 13:05:44 -0500
commit38925ff62126e43ea3d44ace39d908ba38dfc1af (patch)
tree8c0b37285a3751181aa69f470eb09421f6fc8c5d /configs/common/Simulation.py
parenta7e0cbeb36394eec3960dc0e2fb15377880e9e98 (diff)
downloadgem5-38925ff62126e43ea3d44ace39d908ba38dfc1af.tar.xz
arm: Remove the register mapping hack used when copying TCs
In order to see all registers independent of the current CPU mode, the ARM architecture model uses the magic MISCREG_CPSR_MODE register to change the register mappings without actually updating the CPU mode. This hack is no longer needed since the thread context now provides a flat interface to the register file. This patch replaces the CPSR_MODE hack with the flat register interface.
Diffstat (limited to 'configs/common/Simulation.py')
0 files changed, 0 insertions, 0 deletions