summaryrefslogtreecommitdiff
path: root/configs/example/arm/devices.py
diff options
context:
space:
mode:
authorAdrian Herrera <adrian.herrera@arm.com>2019-08-13 13:31:17 +0100
committerCiro Santilli <ciro.santilli@arm.com>2019-08-21 17:54:23 +0000
commit441fa07f8c7978fa17680976d6c731c6a181f596 (patch)
treee709e1d1f5af5a8050327001b2c4f1ae550f0acf /configs/example/arm/devices.py
parentd3a87a87b493e7b676d37017561f70773b91bef0 (diff)
downloadgem5-441fa07f8c7978fa17680976d6c731c6a181f596.tar.xz
configs: root, platform options in fs bigLITTLE
(1) Two new options are added to fs_bigLITTLE.py: - "root": disk/partition containing the rootfs (def. "/dev/vda1") - "machine-type": hardware platform class (def. "VExpress_GEM5_V1") + Accepts platform classes from PlatformConfig (2) Default kernel is not available in public uploads, force the user to provide its own kernel instead of crashing. Change-Id: I88283ae12cd7289e15b9277ea2cc382e9136f11c Reviewed-by: Ciro Santilli <ciro.santilli@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20148 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
Diffstat (limited to 'configs/example/arm/devices.py')
-rw-r--r--configs/example/arm/devices.py9
1 files changed, 6 insertions, 3 deletions
diff --git a/configs/example/arm/devices.py b/configs/example/arm/devices.py
index 1cacef8b4..ff7a2a136 100644
--- a/configs/example/arm/devices.py
+++ b/configs/example/arm/devices.py
@@ -1,4 +1,4 @@
-# Copyright (c) 2016-2017 ARM Limited
+# Copyright (c) 2016-2017, 2019 ARM Limited
# All rights reserved.
#
# The license below extends only to copyright in the software and shall
@@ -187,14 +187,17 @@ class KvmCluster(CpuCluster):
class SimpleSystem(LinuxArmSystem):
cache_line_size = 64
- def __init__(self, caches, mem_size, **kwargs):
+ def __init__(self, caches, mem_size, platform=None, **kwargs):
super(SimpleSystem, self).__init__(**kwargs)
self.voltage_domain = VoltageDomain(voltage="1.0V")
self.clk_domain = SrcClockDomain(clock="1GHz",
voltage_domain=Parent.voltage_domain)
- self.realview = VExpress_GEM5_V1()
+ if platform is None:
+ self.realview = VExpress_GEM5_V1()
+ else:
+ self.realview = platform
if hasattr(self.realview.gic, 'cpu_addr'):
self.gic_cpu_addr = self.realview.gic.cpu_addr