summaryrefslogtreecommitdiff
path: root/configs/example/arm
diff options
context:
space:
mode:
authorDaniel R. Carvalho <odanrc@yahoo.com.br>2019-09-03 15:24:23 +0200
committerDaniel Carvalho <odanrc@yahoo.com.br>2019-10-01 06:15:03 +0000
commit224da08be767b51e8148e5f3e6e0da2e2ea77add (patch)
tree418b25cf9c7b5867e43fb1d52f12cd45c42430d6 /configs/example/arm
parentb2b06531b8db161f0c7a084deb8d710a81fb855b (diff)
downloadgem5-224da08be767b51e8148e5f3e6e0da2e2ea77add.tar.xz
configs: Port MemConfig to the common object list
Port MemConfig to use the common object list. Change-Id: If421c2745ac3431718a5170314045b456fc64a90 Signed-off-by: Daniel R. Carvalho <odanrc@yahoo.com.br> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20592 Tested-by: kokoro <noreply+kokoro@google.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'configs/example/arm')
-rw-r--r--configs/example/arm/starter_fs.py3
-rw-r--r--configs/example/arm/starter_se.py3
2 files changed, 4 insertions, 2 deletions
diff --git a/configs/example/arm/starter_fs.py b/configs/example/arm/starter_fs.py
index 35ed2afa2..4061501ba 100644
--- a/configs/example/arm/starter_fs.py
+++ b/configs/example/arm/starter_fs.py
@@ -56,6 +56,7 @@ import argparse
m5.util.addToPath('../..')
from common import SysPaths
+from common import ObjectList
from common import MemConfig
from common.cores.arm import HPI
@@ -214,7 +215,7 @@ def main():
parser.add_argument("--num-cores", type=int, default=1,
help="Number of CPU cores")
parser.add_argument("--mem-type", default="DDR3_1600_8x8",
- choices=MemConfig.mem_names(),
+ choices=ObjectList.mem_list.get_names(),
help = "type of memory to use")
parser.add_argument("--mem-channels", type=int, default=1,
help = "number of memory channels")
diff --git a/configs/example/arm/starter_se.py b/configs/example/arm/starter_se.py
index b76be5f48..acd76dc87 100644
--- a/configs/example/arm/starter_se.py
+++ b/configs/example/arm/starter_se.py
@@ -55,6 +55,7 @@ import shlex
m5.util.addToPath('../..')
+from common import ObjectList
from common import MemConfig
from common.cores.arm import HPI
@@ -194,7 +195,7 @@ def main():
parser.add_argument("--num-cores", type=int, default=1,
help="Number of CPU cores")
parser.add_argument("--mem-type", default="DDR3_1600_8x8",
- choices=MemConfig.mem_names(),
+ choices=ObjectList.mem_list.get_names(),
help = "type of memory to use")
parser.add_argument("--mem-channels", type=int, default=2,
help = "number of memory channels")