summaryrefslogtreecommitdiff
path: root/configs/example/ruby_mem_test.py
diff options
context:
space:
mode:
authorAndreas Sandberg <Andreas.Sandberg@ARM.com>2015-03-02 04:00:44 -0500
committerAndreas Sandberg <Andreas.Sandberg@ARM.com>2015-03-02 04:00:44 -0500
commit7be9d4eb673b9d9b45eabfd40a56718569a2a1be (patch)
tree90a4356f817492a686d6931a3068645858fab001 /configs/example/ruby_mem_test.py
parentd64b34bef82e6ea8a2438d92224d8d093df47d59 (diff)
downloadgem5-7be9d4eb673b9d9b45eabfd40a56718569a2a1be.tar.xz
dev, arm: Clean up PL011 and rewrite interrupt handling
The ARM PL011 UART model didn't clear and raise interrupts correctly. This changeset rewrites the whole interrupt handling and makes it both simpler and fixes several cases where the correct interrupts weren't raised or cleared. Additionally, it cleans up many other aspects of the code.
Diffstat (limited to 'configs/example/ruby_mem_test.py')
0 files changed, 0 insertions, 0 deletions