summaryrefslogtreecommitdiff
path: root/configs/example
diff options
context:
space:
mode:
authorNikos Nikoleris <nikos.nikoleris@arm.com>2016-12-05 16:48:30 -0500
committerNikos Nikoleris <nikos.nikoleris@arm.com>2016-12-05 16:48:30 -0500
commitc1a40f9e44810baad129a7367480cd1a81f9f9ea (patch)
tree99e0c59f5075f8a7d0bda2925faca52186f1be05 /configs/example
parent0054f1ad53f00621df82d201b38c03f088786d27 (diff)
downloadgem5-c1a40f9e44810baad129a7367480cd1a81f9f9ea.tar.xz
config: Add whole line accesses to improve memchecker's coverage
Change-Id: Ie1a047139e350ce7400f3a20be644eaff1e21428 Reviewed-by: Andreas Hansson <andreas.hansson@arm.com>
Diffstat (limited to 'configs/example')
-rw-r--r--configs/example/memcheck.py6
1 files changed, 3 insertions, 3 deletions
diff --git a/configs/example/memcheck.py b/configs/example/memcheck.py
index 0feaaf0b4..25ac06254 100644
--- a/configs/example/memcheck.py
+++ b/configs/example/memcheck.py
@@ -1,4 +1,4 @@
-# Copyright (c) 2015 ARM Limited
+# Copyright (c) 2015-2016 ARM Limited
# All rights reserved.
#
# The license below extends only to copyright in the software and shall
@@ -188,9 +188,9 @@ cfg_file = open(cfg_file_name, 'w')
# Three states, with random, linear and idle behaviours. The random
# and linear states access memory in the range [0 : 16 Mbyte] with 8
-# byte accesses.
+# byte and 64 byte accesses respectively.
cfg_file.write("STATE 0 10000000 RANDOM 65 0 16777216 8 50000 150000 0\n")
-cfg_file.write("STATE 1 10000000 LINEAR 65 0 16777216 8 50000 150000 0\n")
+cfg_file.write("STATE 1 10000000 LINEAR 65 0 16777216 64 50000 150000 0\n")
cfg_file.write("STATE 2 10000000 IDLE\n")
cfg_file.write("INIT 0\n")
cfg_file.write("TRANSITION 0 1 0.5\n")