summaryrefslogtreecommitdiff
path: root/configs/learning_gem5/part2/simple_memobj.py
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-03-05 22:51:34 -0800
committerGabe Black <gabeblack@google.com>2018-03-06 23:39:43 +0000
commit659900aedd1b4fc69b61b5dbaee39dba26848637 (patch)
tree586dcfc17855c54a4985f596a145730cdeab7309 /configs/learning_gem5/part2/simple_memobj.py
parent0bb50e6745b35c785c4d8051eb43f6bc419fb924 (diff)
downloadgem5-659900aedd1b4fc69b61b5dbaee39dba26848637.tar.xz
config: Switch from the print statement to the print function.
Change-Id: I701fa58cfcfa2767ce9ad24da314a053889878d0 Reviewed-on: https://gem5-review.googlesource.com/8762 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'configs/learning_gem5/part2/simple_memobj.py')
-rw-r--r--configs/learning_gem5/part2/simple_memobj.py6
1 files changed, 4 insertions, 2 deletions
diff --git a/configs/learning_gem5/part2/simple_memobj.py b/configs/learning_gem5/part2/simple_memobj.py
index 8d3553dda..066bca08d 100644
--- a/configs/learning_gem5/part2/simple_memobj.py
+++ b/configs/learning_gem5/part2/simple_memobj.py
@@ -33,6 +33,8 @@ World application. Adds a simple memobj between the CPU and the membus.
This config file assumes that the x86 ISA was built.
"""
+from __future__ import print_function
+
# import the m5 (gem5) library created when gem5 is built
import m5
# import all of the SimObjects
@@ -94,6 +96,6 @@ root = Root(full_system = False, system = system)
# instantiate all of the objects we've created above
m5.instantiate()
-print "Beginning simulation!"
+print("Beginning simulation!")
exit_event = m5.simulate()
-print 'Exiting @ tick %i because %s' % (m5.curTick(), exit_event.getCause())
+print('Exiting @ tick %i because %s' % (m5.curTick(), exit_event.getCause()))