diff options
| author | David Hashe <david.hashe@amd.com> | 2015-07-20 09:15:18 -0500 |
|---|---|---|
| committer | David Hashe <david.hashe@amd.com> | 2015-07-20 09:15:18 -0500 |
| commit | 1850ed410fc85d7ac367dc7b378e5509d62ed900 (patch) | |
| tree | bf5fa000a7eb57681afea983309e47faf27fb033 /configs/ruby | |
| parent | 74ca89f8b7d9b340d1d4f83511b57a2dfa2a70df (diff) | |
| download | gem5-1850ed410fc85d7ac367dc7b378e5509d62ed900.tar.xz | |
ruby: initialize replacement policies with their own simobjs
this is in preparation for other replacement policies that take additional
parameters.
Diffstat (limited to 'configs/ruby')
| -rw-r--r-- | configs/ruby/MESI_Three_Level.py | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/configs/ruby/MESI_Three_Level.py b/configs/ruby/MESI_Three_Level.py index 42b5119da..60001864c 100644 --- a/configs/ruby/MESI_Three_Level.py +++ b/configs/ruby/MESI_Three_Level.py @@ -95,10 +95,12 @@ def create_system(options, full_system, system, dma_ports, ruby_system): # First create the Ruby objects associated with this cpu # l0i_cache = L0Cache(size = '4096B', assoc = 1, is_icache = True, - start_index_bit = block_size_bits, replacement_policy="LRU") + start_index_bit = block_size_bits, + replacement_policy = LRUReplacementPolicy()) l0d_cache = L0Cache(size = '4096B', assoc = 1, is_icache = False, - start_index_bit = block_size_bits, replacement_policy="LRU") + start_index_bit = block_size_bits, + replacement_policy = LRUReplacementPolicy()) l0_cntrl = L0Cache_Controller(version = i*num_cpus_per_cluster + j, Icache = l0i_cache, Dcache = l0d_cache, |