summaryrefslogtreecommitdiff
path: root/configs
diff options
context:
space:
mode:
authorAnthony Gutierrez <atgutier@umich.edu>2013-11-15 13:21:15 -0500
committerAnthony Gutierrez <atgutier@umich.edu>2013-11-15 13:21:15 -0500
commit8a53da22c2f07aed924a45ab296f7468d842d7f6 (patch)
tree14f1df0a4b3aa217840384e3dee2ce53270e570d /configs
parentf028da7af7792bec226372ef23c1d103ad68ad30 (diff)
downloadgem5-8a53da22c2f07aed924a45ab296f7468d842d7f6.tar.xz
cpu: allow the fetch buffer to be smaller than a cache line
the current implementation of the fetch buffer in the o3 cpu is only allowed to be the size of a cache line. some architectures, e.g., ARM, have fetch buffers smaller than a cache line, see slide 22 at: http://www.arm.com/files/pdf/at-exploring_the_design_of_the_cortex-a15.pdf this patch allows the fetch buffer to be set to values smaller than a cache line.
Diffstat (limited to 'configs')
-rw-r--r--configs/common/O3_ARM_v7a.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/configs/common/O3_ARM_v7a.py b/configs/common/O3_ARM_v7a.py
index 10d466419..aedafaf4d 100644
--- a/configs/common/O3_ARM_v7a.py
+++ b/configs/common/O3_ARM_v7a.py
@@ -119,6 +119,7 @@ class O3_ARM_v7a_3(DerivO3CPU):
commitToRenameDelay = 1
commitToIEWDelay = 1
fetchWidth = 3
+ fetchBufferSize = 16
fetchToDecodeDelay = 3
decodeWidth = 3
decodeToRenameDelay = 2