diff options
author | Ron Dreslinski <rdreslin@umich.edu> | 2006-02-23 13:51:54 -0500 |
---|---|---|
committer | Ron Dreslinski <rdreslin@umich.edu> | 2006-02-23 13:51:54 -0500 |
commit | 8fc06589cbf28b2a5bf13384d1c683dc50f68a8a (patch) | |
tree | 48e22202d8b38239b06811256f500661901652be /cpu/simple | |
parent | ceac38e41c5c0a7131d7581244713d33b5fff521 (diff) | |
download | gem5-8fc06589cbf28b2a5bf13384d1c683dc50f68a8a.tar.xz |
Update functional memory to have a response event
Clean out old memory python files, move them into old_mem directory. Maybe we should just delete them, they are under revision control.
Add new py files for new objects.
SConscript:
Update because memory is just a header file now
base/chunk_generator.hh:
Make Chunk Generator return the entire size if the chunk_size is set to zero. Useful when trying to chunck on blocksize of memory, which can write large pieces of data.
cpu/simple/cpu.cc:
Make sure to delete the pkt.
mem/physical.cc:
mem/physical.hh:
Set up response event.
mem/port.cc:
Rename rqst to req to conform to same standard naming convention.
python/m5/objects/PhysicalMemory.py:
Update the params, inheritence
--HG--
extra : convert_revision : 857154ec256522baf423b715833930497999549b
Diffstat (limited to 'cpu/simple')
-rw-r--r-- | cpu/simple/cpu.cc | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/cpu/simple/cpu.cc b/cpu/simple/cpu.cc index 469fad270..c34cf9079 100644 --- a/cpu/simple/cpu.cc +++ b/cpu/simple/cpu.cc @@ -674,6 +674,8 @@ SimpleCPU::sendIcacheRequest() icacheStallCycles += latency; _status = IcacheAccessComplete; + + delete pkt; #endif } |