summaryrefslogtreecommitdiff
path: root/cpu/simple_cpu
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@eecs.umich.edu>2003-10-26 22:38:53 -0800
committerSteve Reinhardt <stever@eecs.umich.edu>2003-10-26 22:38:53 -0800
commit167928f12b293271dd397249999461a1bce8e9bf (patch)
tree0babacfb8c809442087165d70aee9c662234e19a /cpu/simple_cpu
parentced22d81a6f63e3b0d9089fe7cd3590ed51dbc1c (diff)
downloadgem5-167928f12b293271dd397249999461a1bce8e9bf.tar.xz
Minor serialization tweaks.
cpu/simple_cpu/simple_cpu.cc: Serialize FP regs as integers (so we get exact bit representation). sim/serialize.cc: Don't panic on object rename... events come up named "event" and need to get renamed. Also fix some DPRINTFs. --HG-- extra : convert_revision : 62ad527a7aaf78ae623b70febc1331cf91cbad05
Diffstat (limited to 'cpu/simple_cpu')
-rw-r--r--cpu/simple_cpu/simple_cpu.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/cpu/simple_cpu/simple_cpu.cc b/cpu/simple_cpu/simple_cpu.cc
index d3d9bc2ca..3d0818672 100644
--- a/cpu/simple_cpu/simple_cpu.cc
+++ b/cpu/simple_cpu/simple_cpu.cc
@@ -261,7 +261,7 @@ SimpleCPU::serialize()
for (int i = 0; i < NumFloatRegs; i++) {
stringstream buf;
ccprintf(buf, "F%02d", i);
- paramOut(buf.str(), xc->regs.floatRegFile.d[i]);
+ paramOut(buf.str(), xc->regs.floatRegFile.q[i]);
}
// CPUTraitsType::serializeSpecialRegs(getProxy(), xc->regs);
}
@@ -281,7 +281,7 @@ SimpleCPU::unserialize(IniFile &db, const string &category, ConfigNode *node)
stringstream buf;
ccprintf(buf, "F%02d", i);
db.findDefault(category, buf.str(), data);
- xc->regs.floatRegFile.d[i] = strtod(data.c_str(),NULL);
+ to_number(data.c_str(), xc->regs.floatRegFile.q[i]);
}
// Read in Special registers