summaryrefslogtreecommitdiff
path: root/cpu/trace
diff options
context:
space:
mode:
authorNathan Binkert <binkertn@umich.edu>2004-11-03 22:30:13 -0500
committerNathan Binkert <binkertn@umich.edu>2004-11-03 22:30:13 -0500
commit8056b9a48a730a145899f2feb48beb4a1bcc5c2e (patch)
tree481fe201f45b205d83f5a40477a50ee28383850a /cpu/trace
parentd82e0d11d12cdc75ab3c7a51a36630f5bd0c0e11 (diff)
downloadgem5-8056b9a48a730a145899f2feb48beb4a1bcc5c2e.tar.xz
Forgot about the tracing cpus for the changes to the base class
cpu/trace/opt_cpu.cc: cpu/trace/trace_cpu.cc: we don't want to register this cpu since it's not a real cpu --HG-- extra : convert_revision : 3b87b6ac3dd061018909bf4fdb4e2d611128d07b
Diffstat (limited to 'cpu/trace')
-rw-r--r--cpu/trace/opt_cpu.cc2
-rw-r--r--cpu/trace/trace_cpu.cc2
2 files changed, 2 insertions, 2 deletions
diff --git a/cpu/trace/opt_cpu.cc b/cpu/trace/opt_cpu.cc
index df4197e26..77211e382 100644
--- a/cpu/trace/opt_cpu.cc
+++ b/cpu/trace/opt_cpu.cc
@@ -48,7 +48,7 @@ OptCPU::OptCPU(const string &name,
int block_size,
int cache_size,
int _assoc)
- : BaseCPU(name,1), tickEvent(this), trace(_trace),
+ : BaseCPU(name, 1, true), tickEvent(this), trace(_trace),
numBlks(cache_size/block_size), assoc(_assoc), numSets(numBlks/assoc),
setMask(numSets - 1)
{
diff --git a/cpu/trace/trace_cpu.cc b/cpu/trace/trace_cpu.cc
index b69793a4b..f1160337a 100644
--- a/cpu/trace/trace_cpu.cc
+++ b/cpu/trace/trace_cpu.cc
@@ -47,7 +47,7 @@ TraceCPU::TraceCPU(const string &name,
MemInterface *icache_interface,
MemInterface *dcache_interface,
MemTraceReader *data_trace)
- : BaseCPU(name, 4), icacheInterface(icache_interface),
+ : BaseCPU(name, 4, true), icacheInterface(icache_interface),
dcacheInterface(dcache_interface),
dataTrace(data_trace), outstandingRequests(0), tickEvent(this)
{