diff options
author | Matthias Jung <jungma@eit.uni-kl.de> | 2016-07-01 10:31:36 -0500 |
---|---|---|
committer | Matthias Jung <jungma@eit.uni-kl.de> | 2016-07-01 10:31:36 -0500 |
commit | 86e9a6ffecbeb1ba743c71786e934cf290bab7ff (patch) | |
tree | 8b114edcc523409f6b2cb33b9ae910cea2ca4e5a /ext/drampower/src/MemTimingSpec.h | |
parent | 137e244bda708e27882aa8b2f13d47cfd17e9d97 (diff) | |
download | gem5-86e9a6ffecbeb1ba743c71786e934cf290bab7ff.tar.xz |
ext: Update DRAMPower
Sync DRAMPower to external tool
This patch syncs the DRAMPower library of gem5 to the external
one on github (https://github.com/ravenrd/DRAMPower) of which
I am a maintainer.
The version used is the commit:
902a00a1797c48a9df97ec88868f20e847680ae6
from 07. May. 2016.
Committed by Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'ext/drampower/src/MemTimingSpec.h')
-rw-r--r-- | ext/drampower/src/MemTimingSpec.h | 62 |
1 files changed, 32 insertions, 30 deletions
diff --git a/ext/drampower/src/MemTimingSpec.h b/ext/drampower/src/MemTimingSpec.h index 1c3a80c6e..104bf5c71 100644 --- a/ext/drampower/src/MemTimingSpec.h +++ b/ext/drampower/src/MemTimingSpec.h @@ -31,10 +31,12 @@ * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. * - * Authors: Karthik Chandrasekar + * Authors: Karthik Chandrasekar, Sven Goossens * */ +#include <stdint.h> + #include "Parametrisable.h" namespace Data { @@ -44,35 +46,35 @@ class MemTimingSpec : public virtual Parametrisable { void processParameters(); double clkMhz; - unsigned RC; - unsigned RCD; - unsigned CCD; - unsigned CCD_S; - unsigned CCD_L; - unsigned RRD; - unsigned RRD_S; - unsigned RRD_L; - unsigned FAW; - unsigned TAW; - unsigned WTR; - unsigned WTR_S; - unsigned WTR_L; - unsigned REFI; - unsigned RL; - unsigned RP; - unsigned RFC; - unsigned RAS; - unsigned WL; - unsigned AL; - unsigned DQSCK; - unsigned RTP; - unsigned WR; - unsigned XP; - unsigned XPDLL; - unsigned XS; - unsigned XSDLL; - unsigned CKE; - unsigned CKESR; + int64_t RC; + int64_t RCD; + int64_t CCD; + int64_t CCD_S; + int64_t CCD_L; + int64_t RRD; + int64_t RRD_S; + int64_t RRD_L; + int64_t FAW; + int64_t TAW; + int64_t WTR; + int64_t WTR_S; + int64_t WTR_L; + int64_t REFI; + int64_t RL; + int64_t RP; + int64_t RFC; + int64_t RAS; + int64_t WL; + int64_t AL; + int64_t DQSCK; + int64_t RTP; + int64_t WR; + int64_t XP; + int64_t XPDLL; + int64_t XS; + int64_t XSDLL; + int64_t CKE; + int64_t CKESR; double clkPeriod; }; } |