diff options
author | Kevin Lim <ktlim@umich.edu> | 2005-03-14 15:40:51 -0500 |
---|---|---|
committer | Kevin Lim <ktlim@umich.edu> | 2005-03-14 15:40:51 -0500 |
commit | 8f2a84cbe5a0cd26053d49fb0376ec18bcbeb8f4 (patch) | |
tree | 1b707750f5064ed9f89a4a1ecc2f2be4d3daddc0 /python/m5/objects/BaseCache.mpy | |
parent | c12a665c3120b61ed4e09da5d8a52c57406763d5 (diff) | |
parent | 76e6dd01ae4a534adad1d34398fefc819771a781 (diff) | |
download | gem5-8f2a84cbe5a0cd26053d49fb0376ec18bcbeb8f4.tar.xz |
Merge
--HG--
extra : convert_revision : 22919164108afd74f30207606f59a38992991dae
Diffstat (limited to 'python/m5/objects/BaseCache.mpy')
-rw-r--r-- | python/m5/objects/BaseCache.mpy | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/python/m5/objects/BaseCache.mpy b/python/m5/objects/BaseCache.mpy new file mode 100644 index 000000000..98a422e30 --- /dev/null +++ b/python/m5/objects/BaseCache.mpy @@ -0,0 +1,38 @@ +from BaseMem import BaseMem + +simobj BaseCache(BaseMem): + type = 'BaseCache' + adaptive_compression = Param.Bool(False, + "Use an adaptive compression scheme") + assoc = Param.Int("associativity") + block_size = Param.Int("block size in bytes") + compressed_bus = Param.Bool(False, + "This cache connects to a compressed memory") + compression_latency = Param.Int(0, + "Latency in cycles of compression algorithm") + do_copy = Param.Bool(False, "perform fast copies in the cache") + hash_delay = Param.Int(1, "time in cycles of hash access") + in_bus = Param.Bus(NULL, "incoming bus object") + lifo = Param.Bool(False, + "whether this NIC partition should use LIFO repl. policy") + max_miss_count = Param.Counter(0, + "number of misses to handle before calling exit") + mshrs = Param.Int("number of MSHRs (max outstanding requests)") + out_bus = Param.Bus("outgoing bus object") + prioritizeRequests = Param.Bool(False, + "always service demand misses first") + protocol = Param.CoherenceProtocol(NULL, "coherence protocol to use") + repl = Param.Repl(NULL, "replacement policy") + size = Param.Int("capacity in bytes") + split = Param.Bool(False, "whether or not this cache is split") + split_size = Param.Int(0, + "How many ways of the cache belong to CPU/LRU partition") + store_compressed = Param.Bool(False, + "Store compressed data in the cache") + subblock_size = Param.Int(0, + "Size of subblock in IIC used for compression") + tgts_per_mshr = Param.Int("max number of accesses per MSHR") + trace_addr = Param.Addr(0, "address to trace") + two_queue = Param.Bool(False, + "whether the lifo should have two queue replacement") + write_buffers = Param.Int(8, "number of write buffers") |