diff options
author | Ali Saidi <saidi@eecs.umich.edu> | 2006-03-15 18:12:01 -0500 |
---|---|---|
committer | Ali Saidi <saidi@eecs.umich.edu> | 2006-03-15 18:12:01 -0500 |
commit | 7359e2df01fde9ea34a0ba661750a455e26bcacd (patch) | |
tree | f584d8fce74b08639346b80003f735d53f0e94e0 /python/m5 | |
parent | 97e424982ad99348bc27ab2ca79d0861cddfe4d1 (diff) | |
download | gem5-7359e2df01fde9ea34a0ba661750a455e26bcacd.tar.xz |
implement the Tcc instruction to call syscall.
arch/sparc/isa/bitfields.isa:
the trap field is 7:0
arch/sparc/isa/decoder.isa:
add code to in the Tcc instruction to call a syscall
arch/sparc/isa_traits.hh:
We need the syscall num register
--HG--
extra : convert_revision : 0861ec1dd8c7cac57765b22bc408fdffbe63fe2a
Diffstat (limited to 'python/m5')
0 files changed, 0 insertions, 0 deletions