diff options
author | Steve Reinhardt <stever@eecs.umich.edu> | 2006-05-17 22:08:44 -0400 |
---|---|---|
committer | Steve Reinhardt <stever@eecs.umich.edu> | 2006-05-17 22:08:44 -0400 |
commit | 935ba67b4fbe595c0496e0230e39cd8ed87b7543 (patch) | |
tree | 7ca8a6e950915cb553ae8a57e47ec380bafe0dc5 /python | |
parent | 5da14ec60af9f6f9153963eef057257be9be8a62 (diff) | |
download | gem5-935ba67b4fbe595c0496e0230e39cd8ed87b7543.tar.xz |
Get basic full-system working with AtomicSimpleCPU.
SConscript:
Comment out sinic for now... needs to be fixed to compile under newmem.
configs/test/SysPaths.py:
Fix paths.
configs/test/fs.py:
SimpleCPU -> AtomicSimpleCPU
Fix vmlinux path
cpu/simple/atomic.cc:
Fix suspendContext() so quiesce works.
Don't forget to checkForInterrupts().
cpu/simple/base.cc:
Minor fix to interrupt check code.
dev/ide_disk.hh:
Don't declare regStats() in header since it's not in
.cc file anymore (will need to add it back in when
stats are added back).
dev/io_device.cc:
Set packet dest to Packet::Broadcast.
dev/pciconfigall.cc:
Set PCI config packet result to Success.
python/m5/objects/Root.py:
Add debug object to Root so things like break_cycles
can be set from command line.
--HG--
extra : convert_revision : aa1c652fe589784e753e13ad9acb0cd5f3b6eafb
Diffstat (limited to 'python')
-rw-r--r-- | python/m5/objects/Root.py | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/python/m5/objects/Root.py b/python/m5/objects/Root.py index f51516098..205a93c76 100644 --- a/python/m5/objects/Root.py +++ b/python/m5/objects/Root.py @@ -3,6 +3,7 @@ from Serialize import Serialize from Statistics import Statistics from Trace import Trace from ExeTrace import ExecutionTrace +from Debug import Debug class Root(SimObject): type = 'Root' @@ -19,3 +20,4 @@ class Root(SimObject): trace = Trace() exetrace = ExecutionTrace() serialize = Serialize() + debug = Debug() |