summaryrefslogtreecommitdiff
path: root/python
diff options
context:
space:
mode:
authorBenjamin Nash <benash@umich.edu>2005-06-29 11:17:12 -0400
committerBenjamin Nash <benash@umich.edu>2005-06-29 11:17:12 -0400
commiteaeb1b6ff084b4797a31908fa5fb1d688c55dd60 (patch)
tree7a8e4d4bcd25f2f51c1020fedeff0f47449fd0c9 /python
parentbc76a807af2a2a874be461f0c6be9a6c5ec8bfad (diff)
parent8a0bc840221cf7af4845f4ee44de11bc7271ff10 (diff)
downloadgem5-eaeb1b6ff084b4797a31908fa5fb1d688c55dd60.tar.xz
Merge m5read@m5.eecs.umich.edu:/bk/m5
into zed.eecs.umich.edu:/z/benash/bk/m5 --HG-- extra : convert_revision : a27bb3737d8a7d5c1fadf27f4cb5018d0b6054da
Diffstat (limited to 'python')
-rw-r--r--python/m5/objects/AlphaConsole.py1
-rw-r--r--python/m5/objects/BaseCPU.py1
2 files changed, 1 insertions, 1 deletions
diff --git a/python/m5/objects/AlphaConsole.py b/python/m5/objects/AlphaConsole.py
index 32a137bec..f8f034682 100644
--- a/python/m5/objects/AlphaConsole.py
+++ b/python/m5/objects/AlphaConsole.py
@@ -5,6 +5,5 @@ class AlphaConsole(PioDevice):
type = 'AlphaConsole'
cpu = Param.BaseCPU(Parent.any, "Processor")
disk = Param.SimpleDisk("Simple Disk")
- num_cpus = Param.Int(1, "Number of CPUs")
sim_console = Param.SimConsole(Parent.any, "The Simulator Console")
system = Param.System(Parent.any, "system object")
diff --git a/python/m5/objects/BaseCPU.py b/python/m5/objects/BaseCPU.py
index 452b97c84..a90203729 100644
--- a/python/m5/objects/BaseCPU.py
+++ b/python/m5/objects/BaseCPU.py
@@ -10,6 +10,7 @@ class BaseCPU(SimObject):
itb = Param.AlphaITB("Instruction TLB")
mem = Param.FunctionalMemory("memory")
system = Param.System(Parent.any, "system object")
+ cpu_id = Param.Int(-1, "CPU identifier")
else:
workload = VectorParam.Process("processes to run")