summaryrefslogtreecommitdiff
path: root/site_scons/site_init.py
diff options
context:
space:
mode:
authorGiacomo Travaglini <giacomo.travaglini@arm.com>2018-10-24 16:21:41 +0100
committerGiacomo Travaglini <giacomo.travaglini@arm.com>2018-10-26 09:45:47 +0000
commitf5c8fc6bbedfe62bcb9514568b8ee13e073c807b (patch)
tree3a140bbf83c79635c15c20c29ed8673dfd978601 /site_scons/site_init.py
parent68bc5397c937c7289ad7e78416132dc77ccf34a9 (diff)
downloadgem5-f5c8fc6bbedfe62bcb9514568b8ee13e073c807b.tar.xz
arch-arm: AArch64 Instruction for MISCREG_IMPDEF_UNIMPL
While there is a AArch32 class for instructions accessing implementation defined registers, we are lacking for the AArch64 counterpart. we were relying on FailUnimplemented, which is untrappable at EL2 (except for HCR_EL2.TGE) since it is just raising Undefined Instruction. Change-Id: I923cb914658ca958af031612cf005159707b0b4f Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/13779 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'site_scons/site_init.py')
0 files changed, 0 insertions, 0 deletions