diff options
author | Mitch Hayenga <mitch.hayenga@arm.com> | 2014-09-03 07:42:44 -0400 |
---|---|---|
committer | Mitch Hayenga <mitch.hayenga@arm.com> | 2014-09-03 07:42:44 -0400 |
commit | bb1e6cf7c4d64a56b80d3d69ba25e8ff7d455bbd (patch) | |
tree | 95f328eb1a3c25bb8e67136e5b1ad1173a136143 /src/arch/alpha/AlphaISA.py | |
parent | 4a3f11149d791284a012af71067f6b2199aa165c (diff) | |
download | gem5-bb1e6cf7c4d64a56b80d3d69ba25e8ff7d455bbd.tar.xz |
arm: Fix v8 neon latency issue for loads/stores
Neon memory ops that operate on multiple registers currently have very poor
performance because of interleave/deinterleave micro-ops.
This patch marks the deinterleave/interleave micro-ops as "No_OpClass" such
that they take minumum cycles to execute and are never resource constrained.
Additionaly the micro-ops over-read registers. Although one form may need
to read up to 20 sources, not all do. This adds in new forms so false
dependencies are not modeled. Instructions read their minimum number of
sources.
Diffstat (limited to 'src/arch/alpha/AlphaISA.py')
0 files changed, 0 insertions, 0 deletions