summaryrefslogtreecommitdiff
path: root/src/arch/alpha/isa/mem.isa
diff options
context:
space:
mode:
authorCurtis Dunham <Curtis.Dunham@arm.com>2014-05-09 18:58:46 -0400
committerCurtis Dunham <Curtis.Dunham@arm.com>2014-05-09 18:58:46 -0400
commit7f1603d20728d7990d1d304bbdb6abdfb7eb53d7 (patch)
tree1e7b8267b063cdf10c8180757b6b2f002dea8898 /src/arch/alpha/isa/mem.isa
parenteb61f0123b992236b3ef8331ed35d5954a62a44d (diff)
downloadgem5-7f1603d20728d7990d1d304bbdb6abdfb7eb53d7.tar.xz
arch: remove inline specifiers on all inst constrs, all ISAs
With (upcoming) separate compilation, they are useless. Only link-time optimization could re-inline them, but ideally feedback-directed optimization would choose to do so only for profitable (i.e. common) instructions.
Diffstat (limited to 'src/arch/alpha/isa/mem.isa')
-rw-r--r--src/arch/alpha/isa/mem.isa2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/alpha/isa/mem.isa b/src/arch/alpha/isa/mem.isa
index ef140f515..73b04c573 100644
--- a/src/arch/alpha/isa/mem.isa
+++ b/src/arch/alpha/isa/mem.isa
@@ -155,7 +155,7 @@ def template CompleteAccDeclare {{
}};
def template LoadStoreConstructor {{
- inline %(class_name)s::%(class_name)s(ExtMachInst machInst)
+ %(class_name)s::%(class_name)s(ExtMachInst machInst)
: %(base_class)s("%(mnemonic)s", machInst, %(op_class)s)
{
%(constructor)s;