summaryrefslogtreecommitdiff
path: root/src/arch/alpha/regredir.cc
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2018-05-02 13:55:10 +0100
committerAndreas Sandberg <andreas.sandberg@arm.com>2018-06-28 16:12:53 +0000
commit0f33b2c1d5875aae036a9e2779f6e9c764e0f85e (patch)
tree659285bb368acc6b5f93ef4ac52b1d3678a1a211 /src/arch/alpha/regredir.cc
parentf6dd997ef43f52f80f5cdb43cd32614ce4169960 (diff)
downloadgem5-0f33b2c1d5875aae036a9e2779f6e9c764e0f85e.tar.xz
mem: Add a memory delay simulator
Add a memory system component that delays traffic. The base functionality to delay packets is implemented in the abstract MemDelay class. This class exposes three methods that control packet delays: * delayReq(pkt) * delayResp(pkt) * delaySnoopResp(pkt) These methods should be specialized to implement delays for specific packet types. The class SimpleMemDelay uses the MemDelay base class to implement constant delays for read/write requests and responses. The intention is that these classes can be used for rapid prototyping of components that add a small fixed delay and the same throughput as the interconnect. I.e., any buffering done in the base class will be small and proportional to the introduced delay. Change-Id: I158cb85f20e32bfdbcbfed66a785b4b2dd47b628 Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Nicholas Lindsey <nicholas.lindsay@arm.com> Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-on: https://gem5-review.googlesource.com/11521 Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Nikos Nikoleris <nikos.nikoleris@arm.com>
Diffstat (limited to 'src/arch/alpha/regredir.cc')
0 files changed, 0 insertions, 0 deletions