summaryrefslogtreecommitdiff
path: root/src/arch/alpha
diff options
context:
space:
mode:
authorAli Saidi <saidi@eecs.umich.edu>2006-09-11 17:57:30 -0400
committerAli Saidi <saidi@eecs.umich.edu>2006-09-11 17:57:30 -0400
commit44c6f953b0a448bd27b8354de90db8934b3ca799 (patch)
treefb51f30f84c61e091a142dce3e1c30c689fd3826 /src/arch/alpha
parent9e6d12b0959544e0fad8f84644f2c6471a5ef272 (diff)
parent46502851abffd70328ef605b1fa6056f873848e9 (diff)
downloadgem5-44c6f953b0a448bd27b8354de90db8934b3ca799.tar.xz
Merge zizzer:/bk/newmem
into zeep.pool:/z/saidi/work/m5.newmem.head --HG-- extra : convert_revision : 14ac24236ff65b7e489c1ce4b4e9a295966013b8
Diffstat (limited to 'src/arch/alpha')
-rw-r--r--src/arch/alpha/isa/decoder.isa7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/arch/alpha/isa/decoder.isa b/src/arch/alpha/isa/decoder.isa
index f449d2d69..30959c72e 100644
--- a/src/arch/alpha/isa/decoder.isa
+++ b/src/arch/alpha/isa/decoder.isa
@@ -823,7 +823,12 @@ decode OPCODE default Unknown::unknown() {
0x54: m5panic({{
panic("M5 panic instruction called at pc=%#x.", xc->readPC());
}}, IsNonSpeculative);
-
+ 0x55: m5anBegin({{
+ AlphaPseudo::anBegin(xc->tcBase(), R16);
+ }}, IsNonSpeculative);
+ 0x56: m5anWait({{
+ AlphaPseudo::anWait(xc->tcBase(), R16, R17);
+ }}, IsNonSpeculative);
}
}
#endif