summaryrefslogtreecommitdiff
path: root/src/arch/alpha
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2011-07-05 16:52:15 -0700
committerGabe Black <gblack@eecs.umich.edu>2011-07-05 16:52:15 -0700
commit63a934d152024c093dc02cc94ad6b29607615af4 (patch)
tree796b6cd7a1c2cfa6d5a3c532409c4802df7ab755 /src/arch/alpha
parentf16179eb213acdbf4d86a1a50a1facc56c9e660d (diff)
downloadgem5-63a934d152024c093dc02cc94ad6b29607615af4.tar.xz
ISA parser: Define operand types with a ctype directly.
Diffstat (limited to 'src/arch/alpha')
-rw-r--r--src/arch/alpha/isa/main.isa20
1 files changed, 10 insertions, 10 deletions
diff --git a/src/arch/alpha/isa/main.isa b/src/arch/alpha/isa/main.isa
index c03a99970..3d80ddf68 100644
--- a/src/arch/alpha/isa/main.isa
+++ b/src/arch/alpha/isa/main.isa
@@ -161,16 +161,16 @@ def bitfield HW_IPR_IDX <15:0>; // IPR index
def bitfield M5FUNC <7:0>;
def operand_types {{
- 'sb' : ('signed int', 8),
- 'ub' : ('unsigned int', 8),
- 'sw' : ('signed int', 16),
- 'uw' : ('unsigned int', 16),
- 'sl' : ('signed int', 32),
- 'ul' : ('unsigned int', 32),
- 'sq' : ('signed int', 64),
- 'uq' : ('unsigned int', 64),
- 'sf' : ('float', 32),
- 'df' : ('float', 64)
+ 'sb' : 'int8_t',
+ 'ub' : 'uint8_t',
+ 'sw' : 'int16_t',
+ 'uw' : 'uint16_t',
+ 'sl' : 'int32_t',
+ 'ul' : 'uint32_t',
+ 'sq' : 'int64_t',
+ 'uq' : 'uint64_t',
+ 'sf' : 'float',
+ 'df' : 'double'
}};
def operands {{