summaryrefslogtreecommitdiff
path: root/src/arch/arm/fastmodel/iris/Iris.py
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2019-10-18 17:11:30 -0700
committerGabe Black <gabeblack@google.com>2019-12-17 23:17:28 +0000
commit973842282f74fe801f406e6c8fc2ef03d0aecdba (patch)
treebab384dbf0857d6ad1612b1ca0d8327fa26044c8 /src/arch/arm/fastmodel/iris/Iris.py
parent7a70cbad802d76b0321d8ec070f72d2f48a3ae11 (diff)
downloadgem5-973842282f74fe801f406e6c8fc2ef03d0aecdba.tar.xz
fastmodel: Create a TLB model which uses IRIS to do translations.
Change-Id: I806dc8cdacce57e6ec31d2421b9e6b9733c7da02 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/22119 Tested-by: kokoro <noreply+kokoro@google.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
Diffstat (limited to 'src/arch/arm/fastmodel/iris/Iris.py')
-rw-r--r--src/arch/arm/fastmodel/iris/Iris.py9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/arch/arm/fastmodel/iris/Iris.py b/src/arch/arm/fastmodel/iris/Iris.py
index b6dbf8726..cfd872851 100644
--- a/src/arch/arm/fastmodel/iris/Iris.py
+++ b/src/arch/arm/fastmodel/iris/Iris.py
@@ -29,6 +29,12 @@ from m5.params import *
from m5.proxy import *
from m5.objects.BaseCPU import BaseCPU
+from m5.objects.BaseTLB import BaseTLB
+
+class IrisTLB(BaseTLB):
+ type = 'IrisTLB'
+ cxx_class = 'Iris::TLB'
+ cxx_header = 'arch/arm/fastmodel/iris/tlb.hh'
class IrisBaseCPU(BaseCPU):
type = 'IrisBaseCPU'
@@ -53,3 +59,6 @@ class IrisBaseCPU(BaseCPU):
"Fast model exported virtual subsystem holding cores")
thread_paths = VectorParam.String(
"Sub-paths to elements in the EVS which support a thread context")
+
+ dtb = IrisTLB()
+ itb = IrisTLB()