summaryrefslogtreecommitdiff
path: root/src/arch/arm/faults.cc
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-02-19 05:56:06 -0500
committerAndreas Hansson <andreas.hansson@arm.com>2013-02-19 05:56:06 -0500
commitd670fa60a105676a19dd91440f66dc186450b3e8 (patch)
tree4f3d363bca7dd5f87364486132135362424cfa72 /src/arch/arm/faults.cc
parentc10098f28be209e90277925e3f983b7e62d1d037 (diff)
downloadgem5-d670fa60a105676a19dd91440f66dc186450b3e8.tar.xz
scons: Add warning for missing field initializers
This patch adds a warning for missing field initializers for both gcc and clang, and addresses the warnings that were generated.
Diffstat (limited to 'src/arch/arm/faults.cc')
-rw-r--r--src/arch/arm/faults.cc19
1 files changed, 10 insertions, 9 deletions
diff --git a/src/arch/arm/faults.cc b/src/arch/arm/faults.cc
index 061392f59..be1c7ecc2 100644
--- a/src/arch/arm/faults.cc
+++ b/src/arch/arm/faults.cc
@@ -53,31 +53,32 @@ namespace ArmISA
{
template<> ArmFault::FaultVals ArmFaultVals<Reset>::vals =
- {"reset", 0x00, MODE_SVC, 0, 0, true, true};
+{"reset", 0x00, MODE_SVC, 0, 0, true, true, FaultStat()};
template<> ArmFault::FaultVals ArmFaultVals<UndefinedInstruction>::vals =
- {"Undefined Instruction", 0x04, MODE_UNDEFINED, 4 ,2, false, false} ;
+{"Undefined Instruction", 0x04, MODE_UNDEFINED, 4 ,2, false, false,
+ FaultStat()} ;
template<> ArmFault::FaultVals ArmFaultVals<SupervisorCall>::vals =
- {"Supervisor Call", 0x08, MODE_SVC, 4, 2, false, false};
+{"Supervisor Call", 0x08, MODE_SVC, 4, 2, false, false, FaultStat()};
template<> ArmFault::FaultVals ArmFaultVals<PrefetchAbort>::vals =
- {"Prefetch Abort", 0x0C, MODE_ABORT, 4, 4, true, false};
+{"Prefetch Abort", 0x0C, MODE_ABORT, 4, 4, true, false, FaultStat()};
template<> ArmFault::FaultVals ArmFaultVals<DataAbort>::vals =
- {"Data Abort", 0x10, MODE_ABORT, 8, 8, true, false};
+{"Data Abort", 0x10, MODE_ABORT, 8, 8, true, false, FaultStat()};
template<> ArmFault::FaultVals ArmFaultVals<Interrupt>::vals =
- {"IRQ", 0x18, MODE_IRQ, 4, 4, true, false};
+{"IRQ", 0x18, MODE_IRQ, 4, 4, true, false, FaultStat()};
template<> ArmFault::FaultVals ArmFaultVals<FastInterrupt>::vals =
- {"FIQ", 0x1C, MODE_FIQ, 4, 4, true, true};
+{"FIQ", 0x1C, MODE_FIQ, 4, 4, true, true, FaultStat()};
template<> ArmFault::FaultVals ArmFaultVals<FlushPipe>::vals =
- {"Pipe Flush", 0x00, MODE_SVC, 0, 0, true, true}; // some dummy values
+{"Pipe Flush", 0x00, MODE_SVC, 0, 0, true, true, FaultStat()}; // dummy values
template<> ArmFault::FaultVals ArmFaultVals<ArmSev>::vals =
- {"ArmSev Flush", 0x00, MODE_SVC, 0, 0, true, true}; // some dummy values
+{"ArmSev Flush", 0x00, MODE_SVC, 0, 0, true, true, FaultStat()}; // dummy values
Addr
ArmFault::getVector(ThreadContext *tc)
{