summaryrefslogtreecommitdiff
path: root/src/arch/arm/insts/mem.hh
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2010-11-15 14:04:03 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2010-11-15 14:04:03 -0600
commit50431f4eabc3894337586ca298a095643b3b6af0 (patch)
tree35187ab64795905a82f181b663bf3487558a4d03 /src/arch/arm/insts/mem.hh
parent16f210da3715bb69bed9a80a5cf0eeffec0edf7c (diff)
downloadgem5-50431f4eabc3894337586ca298a095643b3b6af0.tar.xz
ARM: Fix SRS instruction to micro-code memory operation and register update.
Previously the SRS instruction attempted to writeback in initiateAcc() which worked until a recent change, but was incorrect.
Diffstat (limited to 'src/arch/arm/insts/mem.hh')
0 files changed, 0 insertions, 0 deletions