summaryrefslogtreecommitdiff
path: root/src/arch/arm/insts/misc64.hh
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-03-23 17:39:32 -0700
committerGabe Black <gabeblack@google.com>2018-03-26 22:34:44 +0000
commitcdf3cc2b95137807672ef7b8057695a13ce1cc33 (patch)
tree5d25308a7f9ded9c31f91968cd4e81d07c8e7e6b /src/arch/arm/insts/misc64.hh
parent740619f5d394da3816ff3fe6389cd7eb6ac55b8f (diff)
downloadgem5-cdf3cc2b95137807672ef7b8057695a13ce1cc33.tar.xz
arch: Fix all override related warnings.
Clang has started(?) reporting override related warnings, something gcc apparently did before, but was disabled in the SConstruct. Rather than disable the warnings in for clang as well, this change fixes the warnings. A future change will re-enable the warnings for gcc. Change-Id: I3cc79e45749b2ae0f9bebb1acadc56a3d3a942da Reviewed-on: https://gem5-review.googlesource.com/9343 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/arm/insts/misc64.hh')
-rw-r--r--src/arch/arm/insts/misc64.hh18
1 files changed, 12 insertions, 6 deletions
diff --git a/src/arch/arm/insts/misc64.hh b/src/arch/arm/insts/misc64.hh
index 3b1347651..961df65d8 100644
--- a/src/arch/arm/insts/misc64.hh
+++ b/src/arch/arm/insts/misc64.hh
@@ -52,7 +52,8 @@ class ImmOp64 : public ArmStaticInst
ArmStaticInst(mnem, _machInst, __opClass), imm(_imm)
{}
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
class RegRegImmImmOp64 : public ArmStaticInst
@@ -70,7 +71,8 @@ class RegRegImmImmOp64 : public ArmStaticInst
dest(_dest), op1(_op1), imm1(_imm1), imm2(_imm2)
{}
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
class RegRegRegImmOp64 : public ArmStaticInst
@@ -88,7 +90,8 @@ class RegRegRegImmOp64 : public ArmStaticInst
dest(_dest), op1(_op1), op2(_op2), imm(_imm)
{}
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
class UnknownOp64 : public ArmStaticInst
@@ -99,7 +102,8 @@ class UnknownOp64 : public ArmStaticInst
ArmStaticInst(mnem, _machInst, __opClass)
{}
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
class MiscRegRegImmOp64 : public ArmStaticInst
@@ -116,7 +120,8 @@ class MiscRegRegImmOp64 : public ArmStaticInst
dest(_dest), op1(_op1), imm(_imm)
{}
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
class RegMiscRegImmOp64 : public ArmStaticInst
@@ -133,7 +138,8 @@ class RegMiscRegImmOp64 : public ArmStaticInst
dest(_dest), op1(_op1), imm(_imm)
{}
- std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const;
+ std::string generateDisassembly(
+ Addr pc, const SymbolTable *symtab) const override;
};
#endif