diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2009-07-01 22:11:27 -0700 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2009-07-01 22:11:27 -0700 |
| commit | f409d7819d58226af2b6d7c0b95c801316180e76 (patch) | |
| tree | 9ec9a84619686309d9051c5f72b2307f4b0994cc /src/arch/arm/isa/bitfields.isa | |
| parent | 1f0c0a66881b9e45a5572fea9f780b90dc30a259 (diff) | |
| download | gem5-f409d7819d58226af2b6d7c0b95c801316180e76.tar.xz | |
ARM: Add in some new artificial fields that make decoding a little easier.
Diffstat (limited to 'src/arch/arm/isa/bitfields.isa')
| -rw-r--r-- | src/arch/arm/isa/bitfields.isa | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/arch/arm/isa/bitfields.isa b/src/arch/arm/isa/bitfields.isa index 44b0b3458..5ad874003 100644 --- a/src/arch/arm/isa/bitfields.isa +++ b/src/arch/arm/isa/bitfields.isa @@ -61,6 +61,9 @@ def bitfield OPCODE_6 opcode6; def bitfield OPCODE_5 opcode5; def bitfield OPCODE_4 opcode4; +def bitfield IS_MISC isMisc; +def bitfield SEVEN_AND_FOUR sevenAndFour; + // Other def bitfield COND_CODE condCode; def bitfield S_FIELD sField; |