summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/decoder
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:02 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-06-02 12:58:02 -0500
commit64d6b6ebfd4da3c4facb9f584a362949eed6a1ed (patch)
tree8948b3b7fad0cc8aa5f545e037da1459b689d59c /src/arch/arm/isa/decoder
parent51bde086d578e09e1058b17c40fae99404a325dc (diff)
downloadgem5-64d6b6ebfd4da3c4facb9f584a362949eed6a1ed.tar.xz
ARM: Hook up 16 bit thumb load/store multiple.
Diffstat (limited to 'src/arch/arm/isa/decoder')
-rw-r--r--src/arch/arm/isa/decoder/thumb.isa3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/arch/arm/isa/decoder/thumb.isa b/src/arch/arm/isa/decoder/thumb.isa
index 56dbcfe28..7fb8dd854 100644
--- a/src/arch/arm/isa/decoder/thumb.isa
+++ b/src/arch/arm/isa/decoder/thumb.isa
@@ -137,8 +137,7 @@
}
}
0x6: decode TOPCODE_12_11 {
- 0x0: WarnUnimpl::stm(); // also stmia, stmea
- 0x1: WarnUnimpl::ldm(); // also ldmia, ldmea
+ 0x0, 0x1: Thumb16MacroMem::thumb16MacroMem();
default: decode TOPCODE_11_8 {
0xe: WarnUnimpl::undefined(); // permanently undefined
0xf: WarnUnimpl::svc(); // formerly swi